ROUNDING-OFF IN ACCORDANCE WITH INSTRUCTIONS Russian patent published in 2011 - IPC G06F7/499 

Abstract RU 2420790 C2

FIELD: information technology.

SUBSTANCE: method of rounding-off comprises the following steps: the user level rounding-off instruction of the instruction set architecture (ISA) is received in a processor control selector module, where said instruction has a format which includes a source operand, a destination operand and a directly obtained value; it is determined whether the mode change indicator for rounding-off the directly obtained value meant for indicating change of the default rounding-off mode is active by decoding the directly obtained value in the processor control selector module; if so, the field for the mode for rounding-off the directly obtained value is obtained; the field of the rounding-off mode is separate from the change indicator and sends the source operand and rounding-off mode control information to the floating point module of the processor connected to the control selector module; and rounding-off is performed on the source operand in the floating point module of the processor which is responsible for the instruction for rounding-off the user level, and in accordance with control information.

EFFECT: high efficiency of processors.

20 cl, 5 dwg, 6 tbl

Similar patents RU2420790C2

Title Year Author Number
ROUNDING-OFF IN ACCORDANCE WITH INSTRUCTIONS 2011
  • Zokhar Ronen
  • Stori Shejn
RU2447484C1
INSTRUCTION AND LOGICAL CIRCUIT TO CARRY OUT DOT PRODUCT OPERATION 2007
  • Zokhar Ronen
  • Sekoni Mark
  • Partkhasaratkhi Radzhesh
  • Chennupati Srinivas
  • Bakston Mark
  • Desil'Va Chak
  • Abdallakh Mokhammad A.
RU2421796C2
THREE SOURCE OPERAND FLOATING POINT ADDITION PROCESSORS, METHODS, SYSTEMS AND INSTRUCTIONS 2014
  • Espasa Rokher
  • Sole Gilem
  • Fernandes Manel
RU2656730C2
EFFICIENT PARALLEL PROCESSING OF EXCEPTION WITH FLOATING POINT IN PROCESSOR 2009
  • Sperber Zeev
  • Finkel'Shtejn Shakhar
  • Pribush Gregori
  • Gradshtejn Amit
  • Bejl Gaj
  • Pons T'Erri
RU2427897C2
LOW WATTAGE FLOATING-POINT PROCESSOR FOR SELECTED SUB-ACCURACY 2007
  • Dokser Kennet Alan
RU2412462C2
INTEGER-VALUED HIGH ORDER MULTIPLICATION WITH TRUNCATION AND SHIFT IN ARCHITECTURE WITH ONE COMMANDS FLOW AND MULTIPLE DATA FLOWS 2003
  • Ehjbel Dzhejms K.
  • Uolterz Derin K.
  • Tajler Dzhonatan Dzh.
RU2263947C2
MODULE FOR COPROCESSOR CACHE 2011
  • Dzhkha Ashish
RU2586589C2
CONTROLLED-PRECISION ITERATIVE ARITHMETIC LOGIC UNIT 2007
  • Dokser Kennet Alan
RU2413972C2
PROCESSORS, METHODS, SYSTEMS AND INSTRUCTIONS FOR TRANSCODING POINTS OF UNICODE VARIABLE LENGTH CODE 2014
  • Ko Shitszon
RU2638766C2
SCALAR-VECTOR PROCESSOR 2021
  • Petrichkovich Iaroslav Iaroslavovich
  • Solokhina Tatiana Vladimirovna
  • Kuznetsov Denis Aleksandrovich
  • Beliaev Andrei Aleksandrovich
  • Aleksandrov Iurii Nikolaevich
  • Derevianko Dmitrii Aleksandrovich
  • Beliaev Ivan Andreevich
  • Mironova Iuliia Viktorovna
  • Gavrilov Vitalii Sergeevich
RU2781355C1

RU 2 420 790 C2

Authors

Zokhar Ronen

Stori Shejn

Dates

2011-06-10Published

2007-09-21Filed