FIELD: information technology.
SUBSTANCE: wireless device performs a first-level compiler packing process and a second-level hardware packing process over variables. The compiler packing process packs two or more shader variables (variables or attributes) whose sum of components equals M into a shared M-dimensional (MD) vector register. The hardware packing consecutively packs M components of the shader variables (variables or attributes) and any remaining variables into a vertex cache or other storage medium.
EFFECT: broader functional capabilities owing to reduced traffic bandwidth, saving energy and higher efficiency.
17 cl, 21 dwg, 7 tbl
| Title | Year | Author | Number |
|---|---|---|---|
| DEVICE, SYSTEM AND METHOD OF IMPROVING CORRECTION OF APPARATUS-SPECIFIED ALGORITHM | 2014 |
|
RU2580404C2 |
| COMMAND AND LOGIC OF PROVIDING FUNCTIONAL CAPABILITIES OF CIPHER PROTECTED HASHING CYCLE | 2014 |
|
RU2637463C2 |
| DEVICE AND METHOD OF REVERSING AND SWAPPING BITS IN MASK REGISTER | 2014 |
|
RU2636669C2 |
| MODULE FOR COPROCESSOR CACHE | 2011 |
|
RU2586589C2 |
| USE OF AUTHENTICATED MANIFESTS TO ENSURE EXTERNAL CERTIFICATION OF MULTIPROCESSOR PLATFORMS | 2014 |
|
RU2599340C2 |
| IMPROVEMENT OF PCI EXPRESS INTERFACE | 2013 |
|
RU2645288C2 |
| METHOD, DEVICE AND SYSTEM OF WORK RESTART TIME REDUCING FOR ROOT PORTS AND END POINTS INTEGRATED INTO ROOT PORTS | 2014 |
|
RU2645596C1 |
| METHOD, DEVICE AND SYSTEM TO REDUCE DOWN TIME FOR ROOT PORT AND ENDPOINT INTEGRATED INTO THE ROOT PORT TO RESUME OPERATION | 2014 |
|
RU2586022C2 |
| INSTRUCTION AND LOGIC FOR IDENTIFICATION OF INSTRUCTIONS FOR REMOVAL IN MULTI-FLOW PROCESSOR WITH SEQUENCE CHANGING | 2013 |
|
RU2644528C2 |
| SYSTEM AND METHOD OF DECLARATIVE DEFINITION AND USE OF SUBCLASSES IN MARKING | 2003 |
|
RU2347269C2 |
