FIELD: information technology.
SUBSTANCE: memory controller contains logic to extract the global sequence number from the memory device; to receive a read request for data stored at the address of the logical unit in the memory device; to extract the media sequence number from the address of logical unit in the memory device and return an empty response instead of data stored at the address of logical unit when the media sequence number is older than the global sequence number.
EFFECT: ensuring the possibility of non-volatile memory to emulate the attributes of volatile memory when power is reset.
25 cl, 11 dwg
Title | Year | Author | Number |
---|---|---|---|
MEMORY ACCESS TIME MANAGEMENT | 2014 |
|
RU2618938C2 |
HYBRID MEMORY DEVICE | 2014 |
|
RU2627100C2 |
COMPUTATION MEDIUM ADAPTER ACTIVATION/DEACTIVATION | 2010 |
|
RU2562372C2 |
DISPLAY OF IMBEDDED ADDRESS OF ECC | 2014 |
|
RU2644529C2 |
SYSTEM AND METHOD FOR LOW-POWER LOGIC FOR NUMBER BUS IN MEMORY | 2007 |
|
RU2424586C2 |
OPERATIONAL PERFORMANCE CONTROL OF THE SOLID-STATE STORAGES | 2014 |
|
RU2624563C2 |
DEVICE, SYSTEM AND METHOD OF IMPROVING CORRECTION OF APPARATUS-SPECIFIED ALGORITHM | 2014 |
|
RU2580404C2 |
LATE LOCK ACQUIRE MECHANISM FOR HARDWARE LOCK ELISION (HLE) | 2008 |
|
RU2501071C2 |
SYSTEMS AND METHODS OF PROCEDURE RETURN ADDRESS CHECKING | 2014 |
|
RU2628163C2 |
CONVERTING MESSAGE-INITIATED INTERRUPTION INTO INPUT/OUTPUT ADAPTER-GENERATED EVENT NOTIFICATION | 2010 |
|
RU2546561C2 |
Authors
Dates
2018-02-01—Published
2014-09-18—Filed