f3 ADDER FUNCTIONAL STRUCTURE (Σ) OF ARBITRARY "g" DIGIT IMPLEMENTING DECODING PROCEDURE FOR ARGUMENTS OF SUMMANDS [S ]f(2) AND [S ]f(2) OF POSITION FORMAT "EXTRA CODE RU" BY ARITHMETIC AXIOMS OF TERNARY NOTATION f(+1,0,-1) AND DOUBLE LOGICAL DIFFERENTIATION d/dn → f(←↓) OF ACTIVE ARGUMENTS OF "LEVEL 2" AND REMOVAL OF ACTIVE LOGICAL ZEROES "+1""-1"→"0" IN "LEVEL 1" (VERSIONS OF RUSSIAN LOGIC) Russian patent published in 2014 - IPC G06F7/505 

Abstract RU 2517245 C9

FIELD: physics, computation hardware.

SUBSTANCE: set of inventions relates to computers and can be used for construction of arithmetic devices and execution of arithmetic procedures of adding of position arguments of analogue signals added with application of arithmetic axioms of ternary notation f(+1,0,-1). In compliance with one of versions, functional structure is constructed with application of logical elements AND, OR, NO.

EFFECT: higher speed.

4 cl

Similar patents RU2517245C9

Title Year Author Number
FUNCTIONAL OUTPUT STRUCTURE OF CONDITIONAL BIT "j" OF ADDER f(Σ) WITH MAXIMALLY MINIMISED PROCESS CYCLE ∆t FOR ARGUMENTS OF TERMS OF INTERMEDIATE ARGUMENTS (S)  "LEVEL 2" AND (S)  "LEVEL 1" OF SECOND TERM AND INTERMEDIATE ARGUMENTS (S)  "LEVEL 2" AND (S)  "LEVEL 1" OF FIRST TERM OF "COMPLENTARY CODE RU" FORMAT WITH GENERATION OF RESULTANT ARGUMENTS OF SUM (S)f(2) "LEVEL 2" AND (S)f(2) "LEVEL 1" IN SAME FORMAT (VERSIONS OF RUSSIAN LOGIC) 2012
  • Petrenko Lev Petrovich
RU2480814C1
FUNCTIONAL STRUCTURE OF ADDER f(Σ) OF CONDITIONAL "k" BIT OF PARALLEL-SERIAL MULTIPLIER f(Σ), IMPLEMENTING PROCEDURE FOR "DECRYPTION" OF INPUT STRUCTURES OF ARGUMENTS OF TERMS [S ]f(2) AND [S ]f(2) OF "COMPLEMENTARY CODE RU" POSITIONAL FORMAT BY APPLYING ARITHMETIC AXIOM OF TERNARY NUMBER SYSTEM f(+1,0,-1) AND LOGIC DIFFERENTIATION d/dn → f(←↓) OF ARGUMENTS IN COMBINED STRUCTURE THEREOF (VERSIONS OF RUSSIAN LOGIC) 2011
  • Petrenko Lev Petrovich
RU2480817C1
FUNCTIONAL STRUCTURE FOR PRE-ADDER OF PARALLEL-SERIAL MULTIPLIER f(Σ) WITH MULTIPLICAND ARGUMENTS [m]f(2) AND MULTIPLIER ARGUMENTS [n]f(2) IN POSITION FORMAT (VERSIONS) 2010
  • Petrenko Lev Petrovich
RU2422879C1
FUNCTIONAL STRUCTURE OF PROCEDURE OF LOGICAL DIFFERENTIATION OF d/dn POSITIONAL ARGUMENTS [m]f(2) WITH ACCOUNT OF THEIR SIGN m(±) TO FORM POSITIONAL-SIGN STRUCTURE ±[m]f(+/-) WITH MINIMISED NUMBER OF ACTIVE ARGUMENTS (VERSIONS) 2009
  • Petrenko Lev Petrovich
RU2428738C2
METHOD OF CONVERTING STRUCTURE OF ARGUMENTS OF ANALOGUE LOGIC VOLTAGES «-/+»[m]f(+/-) - "COMPLEMENTARY CODE" TO POSITION-SIGN STRUCTURE OF MINIMISED ARGUMENTS OF LOGIC VOLTAGES [m]f(+/-) AND FUNCTIONAL STRUCTURE FOR REALISATION THEREOF (VERSIONS OF RUSSIAN LOGIC) 2012
  • Petrenko Lev Petrovich
RU2502184C1
METHOD OF GENERATING END-TO-END SUCCESSIVE SHIFT DURING LOGIC DIFFERENTIATION d/dn OF POSITIONAL ARGUMENTS [m]f(2) TAKING INTO ACCOUNT SIGN THEREOF IN ORDER TO CREATE POSITION-SIGN STRUCTURE -±[m]f(+/-) WITH MINIMUM NUMBER OF ARGUMENTS ACTIVE THEREIN (VERSIONS) 2009
  • Petrenko Lev Petrovich
RU2420869C1
FUNCTIONAL STRUCTURE OF SECOND LEAST SIGNIFICANT BIT ACTIVATING RESULTANT ARGUMENT (S)f(2) "LEVEL 2" AND (S)f(2) "LEVEL 1" OF ADDDER f(Σ) FOR ARGUMENTS OF TERMS [n]f(2) AND [m]f(2) OF "COMPLEMENTARY CODE RU" FORMAT (VERSIONS OF RUSSIAN LOGIC) 2012
  • Petrenko Lev Petrovich
RU2484518C1
FUNCTIONAL STRUCTURES FOR PARALLEL-SERIAL RIPPLE CARRY f(←←)и f(←←) IN CONDITIONAL "i" "FORMATION ZONE" FOR CORRECTING RESULTANT PRELIMINARY FIRST LEVEL SUM OF ARGUMENTS OF PARTIAL PRODUCTS OF PARALLEL-SERIAL MULTIPLIER f(Σ) OF POSITIONAL FORMAT OF MULTIPLICAND [m]f(2) AND MULTIPLIER [n]f(2) (VERSIONS) 2010
  • Petrenko Lev Petrovich
RU2431886C1
FUNCTIONAL FIRST INPUT STRUCTURE OF CONDITIONAL "j" BIT OF ADDER f(Σ) WITH MAXIMALLY MINIMISED PROCESS CYCLE ∆t FOR ARGUMENTS OF TERMS [n]f(2) AND [m]f(2) OF "COMPLEMENTARY CODE RU" FORMAT WITH GENERATION OF INTERMEDIATE SUM (S)  "LEVEL 2" AND (S)  "LEVEL 1" OF FIRST TERM IN SAME FORMAT (VERSIONS OF RUSSIAN LOGIC) 2012
  • Petrenko Lev Petrovich
RU2480815C1
FUNCTIONAL DESIGN OF ADDER f(Σ) OF "k" CONDITIONALLY MOST SIGNIFICANT BITS OF PARALLEL-SERIAL MULTIPLIER f(Σ), IMPLEMENTING PROCEDURE FOR "DECRYPTION" OF ARGUMENTS OF TERMS [S ] AND [S ] "COMPLEMENTARY CODE RU" BY ARITHMETIC AXIOM OF TERNARY NUMBER SYSTEM f(+1,0,-1) AND LOGIC DIFFERENTIATION d/dn → f(←↓) (VERSIONS OF RUSSIAN LOGIC) 2012
  • Petrenko Lev Petrovich
RU2476922C1

RU 2 517 245 C9

Authors

Petrenko Lev Petrovich

Dates

2014-05-27Published

2011-12-20Filed