FIELD: information technology.
SUBSTANCE: in one version, the functional structure is in form of two equivalent logic structures with conditional (j+1)-th and (j)-th bit using AND, OR and NOT logic elements to generate output arguments of the sum (Sj+1)i and (Sj)i, respectively.
EFFECT: faster pre-summation process in parallel-serial multiplier.
14 cl
Authors
Dates
2011-06-27—Published
2010-03-04—Filed