FUNCTIONAL INPUT STRUCTURE OF ADDER WITH SELECTIVE LOGIC DIFFERENTIATION d*/dn OF FIRST INTERMEDIATE SUM ±[S ] OF MINIMISED ARGUMENTS OF TERMS ±[n]f(+/-) and ±[m]f(+/-) (VERSIONS) Russian patent published in 2011 - IPC G06F7/505

Abstract RU 2424548 C1

FIELD: information technology.

SUBSTANCE: in one version of the invention, the i-th bit of the functional structure is in form of two structure-equivalent logic functions of positive and conditionally negative summation channels, each channel containing elements executing logic functions AND, OR, NOR, NAND and NOT.

EFFECT: faster operation.

4 cl

Similar patents RU2424548C1

Title	Year	Author	Number
METHOD OF GENERATING LOGIC-DYNAMIC PROCESS OF CONVERTING CONDITIONALLY MINIMISED STRUCTURES OF ARGUMENTS OF ANALOGUE SIGNALS OF TERMS [n]f(+/-) AND [m]f(+/-) IN FUNCTIONAL ADDER STRUCTURE f(Σ) WITHOUT RIPPLE CARRY f(←←) AND PROCESS CYCLE ∆t → 5∙f(&)-AND FIVE CONDITIONAL LOGIC FUNCTIONS f(&)-AND, REALISED USING PROCEDURE FOR SIMULTANEOUS CONVERSION OF ARGUMENTS OF TERMS THROUGH ARITHMETIC AXIOMS OF TERNARY NUMBER SYSTEM f(+1,0,-1) AND FUNCTIONAL STRUCTURES FOR REALISATION THEREOF (VERSION OF RUSSIAN LOGIC)	2013	Petrenko Lev Petrovich	RU2523876C1
FUNCTIONAL STRUCTURE OF CONDITIONALLY "i" POSITION OF PARALLEL ADDER FOR TERNARY NUMBER SYSTEM f(+1,0,-1) IN ITS POSITION-SIGN FORMAT f(+/-)	2008	Petrenko Lev Petrovich	RU2380741C1
FUNCTIONAL STRUCTURE FOR LOGIC-DYNAMIC PROCESS OF SERIAL END-TO-END ACTIVATION OF INACTIVE ARGUMENTS "0" OF SECOND INTERMEDIATE SUM +[S ]f(&) -AND IN ADDER f(Σ) WITH TRANSFORMATION OF POSITIONAL ARGUMENTS OF TERMS [n]f(2) AND [m]f(2) (VERSIONS)	2010	Petrenko Lev Petrovich	RU2450325C2
INPUT STRUCTURE FOR PARALLEL ADDER IN POSITION-SIGN CODES f(+/-)(VERSIONS)	2007	Petrenko Lev Petrovich	RU2378682C2
FUNCTIONAL INPUT STRUCTURE WITH LOGIC DIFFERENTIATION PROCEDURE d/dn OF FIRST INTERMEDIATE SUM OF MINIMISED ARGUMENTS OF TERMS ±[n]f(+/-) AND ±[m]f(+/-) (VERSIONS OF RUSSIAN LOGIC)	2009	Petrenko Lev Petrovich	RU2427028C2
FUNCTIONAL STRUCTURE OF PARALLEL ADDER FOR MULTIPLICATION, WHEREIN ARGUMENTS OFTERMS OF PARTIAL PRODUCTS ARE ARGUMENTS OF TERNARY NUMBER SYSTEM f(+1,0,-1) IN POSITIONAL-SIGN FORMAT THEREOF f(+/-) (VERSIONS)	2008	Petrenko Lev Petrovich	RU2386162C2
METHOD OF CONVERTING [m]f(+/-)→Uf([m]) MINIMISED STRUCTURE OF POSITION-SIGN ARGUMENTS [m]f(+/-) TERNARY NUMBER SYSTEM f(+1,0,-1) INTO ANALOGUE VOLTAGE ARGUMENT Uf([m]) (VERSION OF RUSSIAN LOGIC)	2012	Petrenko Lev Petrovich	RU2501160C1
FUNCTIONAL STRUCTURE OF ADDER f(Σ) OF ARBITRARY "i" BIT FOR LOGIC-DYNAMIC PROCESS OF SUMMATION OF POSITIONAL ARGUMENTS OF TERMS [n]f(2) and [m]f(2) USING ARITHMETIC AXIOMS OF TERNARY NUMBER SYSTEM f(+1,0,-1) (VERSIONS OF RUSSIAN LOGIC)	2010	Petrenko Lev Petrovich	RU2429522C1
FUNCTIONAL STRUCTURE FOR PARALLEL ADDER WITH PRE-ENTERED CARRY BITS (VERSIONS)	2008	Petrenko Lev Petrovich	RU2381545C2
FUNCTIONAL DESIGN OF PARALLEL POSITION-SIGN ADDER OF ARGUMENTS OF TERMS OF TWO FORMATS OF BINARY NUMBER SYSTEM f(2) AND POSITION-SIGN NUMBER SYSTEM f(+/-) (VERSIONS)	2008	Petrenko Lev Petrovich	RU2390050C2

RU 2 424 548 C1

Authors

Petrenko Lev Petrovich

Dates

2011-07-20—Published

2009-11-10—Filed