PROCESSING METHOD FOR THE MULTICORE PROCESSOR AND THE MULTICORE PROCESSOR Russian patent published in 2017 - IPC G06F9/50 

Abstract RU 2630753 C2

FIELD: information technology.

SUBSTANCE: processing method by the multicore processor, that contains at least the first core and the second core. The method contains the following steps: receive the machine code for performing the predetermined operation; provide the received machine code to the first core and the second core; process the machine code on the first core and the second core; determine the value of the first execution time for the first core and the value of the second execution time for the second core. The value of the first execution time defines the machine code execution time at the first core, and the value of the second execution time defines the execution time of the mentioned machine code at the second core; calculate the first efficiency coefficient, based on the determined value of the first execution time and the second efficiency coefficient, based on the specific value of the second execution time and process the machine code on the first core or the second core, based on the calculated efficiency coefficients.

EFFECT: provision of that the task is assigned to the specific core, when the code performs by the multicore processor.

16 cl, 8 dwg

Similar patents RU2630753C2

Title Year Author Number
POWER-SAVING STREAM SCHEDULING AND DYNAMIC USE OF PROCESSORS 2009
  • Marshall Allen
  • Dehn Imin'
  • Dzhadzh Nikolas S.
  • Kishan Arun U.
  • Ritts Ehndrju Dzh.
RU2503987C2
LOAD DISTRIBUTION METHOD FOR A MULTI-CORE SYSTEM 2017
  • Britkin Aleksandr Ilich
  • Morozov Vyacheslav Viktorovich
  • Pavlov Igor Vladimirovich
RU2703188C1
PAIRS OF INSTRUCTIONS ESTABLISHING EXECUTION ORDER OF INSTRUCTIONS, PROCESSORS, METHODS AND SYSTEMS 2014
  • Dikson Martin Dzh.
  • Rash Uilyam K.
  • Santiago Yazmin A.
RU2630745C2
STANDARD ANALOGUE INTERFACE FOR MULTI-CORE PROCESSORS 2007
  • Mozak Kristofer
  • Gilbert Dzhefri
  • Srinivaza Ganapati
RU2417412C2
INSTRUCTION AND LOGIC FOR IDENTIFICATION OF INSTRUCTIONS FOR REMOVAL IN MULTI-FLOW PROCESSOR WITH SEQUENCE CHANGING 2013
  • Kozarev Nikolaj
  • Shishlov Sergej I.
  • Ier Dzhajesh
  • Butuzov Aleksandr
  • Babayan Boris A.
  • Kluchnikov Andrej
RU2644528C2
METHOD AND SYSTEM FOR DISTRIBUTING COMPUTATIONAL TASKS IN CLOUD ENVIRONMENT 2024
  • Khapov Igor Aleksandrovich
  • Krivtsova Ekaterina Nikolaevna
  • Remnev Mikhail Anatolevich
RU2826431C1
PARTIAL WIDTH LOADING DEPENDING ON REGIME, IN PROCESSORS WITH REGISTERS WITH LARGE NUMBER OF DISCHARGES, METHODS AND SYSTEMS 2014
  • Rash Uilyam K.
  • Santiago Yazmin A.
  • Dikson Martin Gaj
RU2638641C2
METHOD AND DEVICE FOR ADJUSTMENT OF MULTI-NUCLEAR SYSTEM 2007
  • Dzhon Dzhonni Kallacheril
RU2405192C2
PROCESSORS, METHODS, SYSTEMS AND INSTRUCTIONS FOR TRANSCODING POINTS OF UNICODE VARIABLE LENGTH CODE 2014
  • Ko Shitszon
RU2638766C2
PROCESSOR, METHOD, SYSTEM AND EQUIPMENT FOR VECTOR INDEXED MEMORY ACCESS PLUS ARITHMETIC AND / OR LOGIC OPERATIONS 2014
  • Ermolaev Igor
  • Toll Bret L.
  • Velentajn Robert
  • San Adrian Khesus K.
  • Doshi Gautam B.
  • Chakraborti Prasendzhit
  • Malladi Rama K
RU2620930C1

RU 2 630 753 C2

Authors

Levin Mikhail Petrovich

Filippov Aleksandr Nikolaevich

Yan Yulyan

Dates

2017-09-12Published

2012-12-26Filed