REGISTRATION OF INCOMING CACHE STREAMS ON REQUEST TO A HIGHER-LEVEL CACHE Russian patent published in 2022 - IPC G06F11/34 G06F12/08 

Abstract RU 2764173 C1

FIELD: computing technology.

SUBSTANCE: technical result is achieved by receiving a registration request from a first cache, indicating a specific memory address; and, based on said request, determining whether a cache line corresponding to said memory address is present in said specific second cache, and if the cache line is absent in the specific second cache, one of the following is ensured: calling the registration of said cache line if there is no third cache participating in registration and acting as a backup storage for the second cache, or redirecting said request to the third cache, if there is a third cache; or if the cache line is present in the specific second cache, performing the following: calling the registration of said cache line if the cache line is (i) not determined by said specific second cache as registered, or (ii) determined by said specific second cache as registered, but this specific second cache has not determined that the first cache knows the current value stored in said cache line of the specific second cache; or determining that said cache line is not subject to registration if (i) the cache line is determined by said specific second cache as registered and (ii) the fact that the first cache knows the current value stored in the cache line of the specific second cache is determined.

EFFECT: reduction in the value of the impact of the tracing recording and the size of the tracing file on the productivity.

15 cl, 11 dwg

Similar patents RU2764173C1

Title Year Author Number
TRACE RECORDING BY REGISTRATION OF INCOMING STREAMS IN LOWER-LEVEL CACHE BASED ON ELEMENTS IN UPPER-LEVEL CACHE 2019
  • Mola, Jordi
RU2773437C2
CACHE-BASED TRACE RECORDING USING DATA OF CACHE COHERENCE PROTOCOL 2018
  • Mola, Jordi
RU2775818C2
CACHE-BASED TRACE PLAYBACK BREAKPOINTS USING TAG FIELD RESERVED BITS 2019
  • Mola, Jordi
RU2769785C1
APPARATUS AND METHOD FOR REDUCING DISPLACEMENTS IN MULTILEVEL CACHE HIERARCHY 2008
  • Spejer Tomas Filip
  • Diffenderfer Dzhejms Norris
  • Sartorius Tomas Ehndrju
RU2438165C2
MODULE FOR COPROCESSOR CACHE 2011
  • Dzhkha Ashish
RU2586589C2
VARIATION INDICATOR FOR REDUCING POWER CONSUMPTION DURING CACHE MISS 2006
  • Sartorius Tomas Ehndrju
  • Ogsburg Viktor Roberts
  • Diffenderfer Dzhejms Norris
RU2390855C2
ADAPTIVE CACHE ORGANISATION FOR SINGLE-CHIP MULTIPROCESSORS 2009
  • Cherukuri Navin
  • Shojnas Ioannis T.
  • Kumar Ehkilesh
  • Park Sejungdzhun
  • Chou Chin-Tsun
RU2484520C2
FILTRATION OF TRACING USING THE TRACING REQUESTS CASH 2008
  • Diffenderfer Dzhejms Norris
RU2443011C2
LATE LOCK ACQUIRE MECHANISM FOR HARDWARE LOCK ELISION (HLE) 2008
  • Akkari Khaitam
  • Radzhvar Ravi
  • Srinivasan Srikant T.
RU2501071C2
SHARED CACHE STRUCTURE FOR TIMING AND NON-TIMING COMMANDS 1999
  • Palanka Sal'Vador
  • Kuraj Nirandzhan L.
  • Narang Angad
  • Pentkovskij Vladimir
  • Tsaj Stiv
RU2212704C2

RU 2 764 173 C1

Authors

Mola, Jordi

Gabryjelski, Henry

Dates

2022-01-13Published

2019-02-14Filed