TRACE RECORDING BY REGISTRATION OF INCOMING STREAMS IN LOWER-LEVEL CACHE BASED ON ELEMENTS IN UPPER-LEVEL CACHE Russian patent published in 2022 - IPC G06F11/34 G06F12/802 

Abstract RU 2773437 C2

FIELD: computer technology.

SUBSTANCE: invention relates to the field of computer technology for debugging applications during their development. An incoming stream in the first cache of level N from a set of caches of level N is detected; and, based on the detection of an incoming stream to the first cache of level N, the cache of level (N+i) is checked to determine, whether the mentioned data for a memory cell was previously registered on behalf of the second processing unit, and one of the following is performed: if data for the memory cell was previously registered on behalf of the second processing unit, the registration of this data for the memory cell on behalf of the first processing unit is called by reference to registration data that was previously registered on behalf of the second processing unit; or if data for the memory cell was not previously registered on behalf of the second processing unit, the registration of this data for the memory cell is called by a value on behalf of the first processing unit.

EFFECT: increase in the accuracy of creation of “time-lapse” trace records using hardware support.

20 cl, 7 dwg

Similar patents RU2773437C2

Title Year Author Number
REGISTRATION OF INCOMING CACHE STREAMS ON REQUEST TO A HIGHER-LEVEL CACHE 2019
  • Mola, Jordi
  • Gabryjelski, Henry
RU2764173C1
CACHE-BASED TRACE RECORDING USING DATA OF CACHE COHERENCE PROTOCOL 2018
  • Mola, Jordi
RU2775818C2
CACHE-BASED TRACE PLAYBACK BREAKPOINTS USING TAG FIELD RESERVED BITS 2019
  • Mola, Jordi
RU2769785C1
APPARATUS AND METHOD FOR REDUCING DISPLACEMENTS IN MULTILEVEL CACHE HIERARCHY 2008
  • Spejer Tomas Filip
  • Diffenderfer Dzhejms Norris
  • Sartorius Tomas Ehndrju
RU2438165C2
SHARED CACHE STRUCTURE FOR TIMING AND NON-TIMING COMMANDS 1999
  • Palanka Sal'Vador
  • Kuraj Nirandzhan L.
  • Narang Angad
  • Pentkovskij Vladimir
  • Tsaj Stiv
RU2212704C2
MODULE FOR COPROCESSOR CACHE 2011
  • Dzhkha Ashish
RU2586589C2
ADAPTIVE CACHE ORGANISATION FOR SINGLE-CHIP MULTIPROCESSORS 2009
  • Cherukuri Navin
  • Shojnas Ioannis T.
  • Kumar Ehkilesh
  • Park Sejungdzhun
  • Chou Chin-Tsun
RU2484520C2
LATE LOCK ACQUIRE MECHANISM FOR HARDWARE LOCK ELISION (HLE) 2008
  • Akkari Khaitam
  • Radzhvar Ravi
  • Srinivasan Srikant T.
RU2501071C2
VARIATION INDICATOR FOR REDUCING POWER CONSUMPTION DURING CACHE MISS 2006
  • Sartorius Tomas Ehndrju
  • Ogsburg Viktor Roberts
  • Diffenderfer Dzhejms Norris
RU2390855C2
FILTRATION OF TRACING USING THE TRACING REQUESTS CASH 2008
  • Diffenderfer Dzhejms Norris
RU2443011C2

RU 2 773 437 C2

Authors

Mola, Jordi

Dates

2022-06-03Published

2019-02-13Filed