CODE PATTERN SYNCHRONIZATION DEVICE Russian patent published in 2023 - IPC H04L7/08 H04J3/06 

FIELD: telecommunications.

SUBSTANCE: invention can be used in receiving devices for synchronizing code combinations of binary messages encoded with any uniform code with error detection or correction, which include, for example, block and systematic codes, as well as codes with parity check. The effect of the invention is to increase noise immunity of receiving the code combinations by eliminating transmission of a cyclic synchronization signal together with the base information and correspondingly reducing the information transmission rate, reducing the synchronism search time by reducing the cycle duration to the duration of the code combination and optimizing the synchronism detection process with the required reliability, taking into account probability erroneous reception of a code combination of an input binary sequence, reducing the probability of false detection of synchronization of the code combinations by erasing the previously accumulated synchronization information in the shift register block and in the memory block of the decision node after detecting a synchronization failure, and reducing the loss of binary information in case of synchronization failures by optimizing the processes of failure detection and synchronization restoration code combinations. The code combination synchronization device additionally contains the second “OR” element, the first trigger and the first accumulating adder, the third comparison block and the first pulse shaper connected in series, the second subtraction block, the second accumulating adder, the fourth comparison block and the second pulse shaper connected in series, the first and the second delay elements, as well as the third accumulating adder, the second memory block, and the second additional control input of the decision node.

EFFECT: improved noise immunity of receiving the code combinations, reduction if synchronism search time, reduced probability of false detection of synchronization of the code combinations, and reduced loss of binary information in case of synchronization failures.

2 cl, 2 dwg