FIELD: computer engineering.
SUBSTANCE: present technical solution relates to computer engineering. Result is achieved by introducing group of 2v-2 (v=2, 3, ..., n-1) outputs of the device; groups of 2v-2 output inverters; 2v-1 groups of additional transmitting transistors of outputs, total by 2v+1-2 transistors in each group; 2n groups of additional transmitting transistors of inputs, total by 2v+1-4 transistors in each group; second group of n inverters of n variables; 2n groups of additional inputs are set by 2v-2 inputs.
EFFECT: increase in the number of simultaneously realized logical functions.
1 cl, 3 dwg, 5 tbl
Title | Year | Author | Number |
---|---|---|---|
PROGRAMMABLE LOGIC DEVICE | 2023 |
|
RU2811404C1 |
PROGRAMMABLE LOGIC DEVICE | 2023 |
|
RU2805759C1 |
PROGRAMMABLE LOGICAL DEVICE | 2014 |
|
RU2573732C2 |
HYSTERETIC TRIGGER | 2015 |
|
RU2616874C2 |
PROGRAMMABLE LOGIC DEVICE | 2014 |
|
RU2573758C2 |
PROGRAMMABLE LOGIC DEVICE | 2014 |
|
RU2602780C2 |
PROGRAMMABLE LOGIC DEVICE | 2017 |
|
RU2653301C1 |
PROGRAMMABLE LOGIC DEVICE | 2017 |
|
RU2653304C1 |
PROGRAMMABLE LOGIC DEVICE | 2015 |
|
RU2601145C1 |
PROGRAMMABLE LOGIC DEVICE | 2014 |
|
RU2544750C1 |
Authors
Dates
2024-05-06—Published
2023-10-27—Filed