DATA PROCESSING METHOD AND SYSTEM Russian patent published in 2024 - IPC G06F17/40 G06F9/50 

Abstract RU 2829301 C1

FIELD: computer engineering.

SUBSTANCE: result is achieved due to implementation of data processing method, in which: disaggregated processor is initialized, as a result of which: control core checks the state of persistent memory for presence of metadata; hardware accelerators are initialized and accelerators are polled to provide a list of available operations; searching for all available hardware accelerators, as a result of which: checking the presence of instances of hardware accelerators, which are already registered in the instance table; hardware accelerator instances that were not detected are deleted from the table; and performing a request for operations supported by each newly found hardware accelerator; performing the requested operations code registration in the registered operations table, the associated data type in the data types table and the hardware accelerator instance identifier in the hardware accelerator registered instances table using the control core; and performing data processing.

EFFECT: high efficiency and speed of data processing in a computer system.

14 cl, 3 dwg

Similar patents RU2829301C1

Title Year Author Number
DISPLAY OF IMBEDDED ADDRESS OF ECC 2014
  • Fogt Pit D.
RU2644529C2
MEMORY CONTROL 2014
  • Roer Ml. Robert Dzh.
RU2643499C2
PARTIAL WIDTH LOADING DEPENDING ON REGIME, IN PROCESSORS WITH REGISTERS WITH LARGE NUMBER OF DISCHARGES, METHODS AND SYSTEMS 2014
  • Rash Uilyam K.
  • Santiago Yazmin A.
  • Dikson Martin Gaj
RU2638641C2
UNLIMITED TRANSACTIONAL MEMORY WITH ASSURANCES OF MOVEMENT DURING TRANSFER, USING HARDWARE GLOBAL LOCK 2014
  • Gottshlikh Dzhastin E.
  • Kalchu Irina
  • Shpejsmen Tatyana
  • Pokam Zhil A.
RU2597506C2
PHYSICAL LAYER OF HIGH-EFFICIENCY INTERCONNECTION 2013
  • Ajer Venkatraman
  • Dzhu Derren S.
  • Uilli Dzheff
  • Blenkenship Robert Dzh.
RU2599971C2
PHYSICAL LAYER OF HIGH-EFFICIENCY INTERCONNECTION 2013
  • Ajer Venkatraman
  • Dzhu Derren S.
  • Uilli Dzheff
  • Blenkenship Robert Dzh.
RU2579140C1
MEMORY ACCESS TIME MANAGEMENT 2014
  • Roer Ml. Robert Dzh.
  • Fanning Blez
  • Ooj Eng Khun
RU2618938C2
INSTRUCTION AND LOGIC FOR MEMORY ACCESS IN A CLUSTERED WIDE-EXECUTION MACHINE 2013
  • Leshenko Anton U.
  • Efimov Andrej
  • Shishlov Sergej I.
  • Ier Dzhajesh
  • Babayan Boris A.
RU2662394C2
APPARATUS, METHOD AND SYSTEM FOR MANAGING MATRICES 2010
  • Fang Zhen
  • Wagh Mahesh
  • Ajanovic Jasmin
  • Espig Michael E.
  • Iyer Ravishankar
RU2491616C2
COMMAND AND LOGIC OF PROVIDING FUNCTIONAL CAPABILITIES OF CIPHER PROTECTED HASHING CYCLE 2014
  • Gopal Vindokh
  • Fegkhali Vazhdi K.
RU2637463C2

RU 2 829 301 C1

Authors

Dubeiko Viacheslav Anatolevich

Dates

2024-10-30Published

2024-06-26Filed