FIELD: microprocessors.
SUBSTANCE: invention relates to the field of microprocessors, and in particular to a vector computing device. Device is placed on a chip and comprises: scalar devices, each of which consists of at least two scalar modules forming at least one scalar line, at least one first demultiplexer, complex arithmetic operations unit, at least one second demultiplexer; multi-port shared memory; unit of horizontal operations.
EFFECT: high speed of vector processor operation.
15 cl, 4 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| MATRIX-VECTOR MULTIPLIER WITH A SET OF REGISTERS FOR STORING VECTORS CONTAINING MULTIPORT MEMORY | 2019 |
|
RU2795887C2 |
| SCALAR-VECTOR PROCESSOR | 2021 |
|
RU2781355C1 |
| CONTROL VECTOR COMPUTER SYSTEM | 0 |
|
SU1120340A1 |
| METHOD AND DEVICE FOR COMPILING NEURAL NETWORKS | 2024 |
|
RU2835757C1 |
| VECTOR COMPUTING CORE | 2023 |
|
RU2819403C1 |
| PIPELINE PROCESSOR UNIT | 1992 |
|
RU2032215C1 |
| DEVICE FOR CONTROLLING COMPUTING DEVICES OF NEURAL NETWORK OUTPUT ACCELERATOR | 2024 |
|
RU2832408C1 |
| METHOD FOR CONSTRUCTING PROCESSORS FOR OUTPUT IN CONVOLUTIONAL NEURAL NETWORKS BASED ON DATA-FLOW COMPUTING | 2020 |
|
RU2732201C1 |
| SYSTEMS AND METHODS FOR PREVENTION OF UNAUTHORIZED STACK PIVOTING | 2014 |
|
RU2629442C2 |
| METHOD OF DIVIDING CONVOLUTION OPERATION ON DEVICE WITH MATRIX MULTIPLIERS BASED ON SYSTOLIC ARRAYS | 2024 |
|
RU2830039C1 |
