PROCESS OF FORMATION OF EPITAXIAL STRUCTURES Russian patent published in 1995 - IPC

Abstract SU 1422904 A1

FIELD: semiconductor electronics. SUBSTANCE: silicon plates passed through operations of formation of n+ latent layers are used as substrate. p+ latent layer is formed on plate by implantation of boron with energy 75 keV and dose 10μCo/sq. cm. Ions of argon with dose p+ are implanted into region 5·1015cm-2 of latent layer with the use of same mask immediately after implantation of boron. After removal of mask and rinsing annealing is conducted for simultaneous activation of boron and generation of secondary defects. Then epitaxial layer is grown and insulating oxide is worked deep. In this case p+ latent layer proper and part of epitaxial layer remaining above it form effective getter of fast- diffusing impurities and point defects. EFFECT: improved quality of formed structures with simultaneous simplification of process.

Similar patents SU1422904A1

Title Year Author Number
PROCESS OF MANUFACTURE OF SILICON EPITAXIAL STRUCTURES WITH INTERNAL GETTER 1990
  • Enisherlova-Vel'Jasheva K.L.
  • Aleshin A.N.
  • Mordkovich V.N.
  • Rusak T.F.
  • Kazakevich M.Ja.
SU1797403A1
CONSTRUCTION AND METHOD OF MANUFACTURING INTEGRATED CIRCUITS WITH COMBINED INSULATION 1980
  • Manzha N.M.
  • Odinokov A.I.
  • Kokin V.N.
  • Nazar'Jan A.R.
  • Chistjakov Ju.D.
SU824824A1
METHOD FOR MANUFACTURING COMPLEMENTARY VERTICAL BIPOLAR TRANSISTORS AS PARTS OF INTEGRATED CIRCUITS 2003
  • Dolgov A.N.
  • Eremenko A.N.
  • Klychnikov M.I.
  • Kravchenko D.G.
  • Lukasevich M.I.
  • Manzha N.M.
  • Khmel'Nitskij S.L.
RU2244985C1
METHOD OF MAKING SHORT-RANGE PARTICLE DETECTOR 2008
  • Eremin Vladimir Konstantinovich
  • Verbitskaja Elena Mikhajlovna
  • Eremin Igor' Vladimirovich
  • Tubol'Tsev Jurij Vladimirovich
  • Egorov Nikolaj Nikolaevich
  • Golubkov Sergej Aleksandrovich
  • Kon'Kov Konstantin Anatol'Evich
RU2378738C1
METHOD OF MANUFACTURING INTEGRATED CIRCUITS 1984
  • Manzha N.M.
  • Shurchkov I.O.
  • Chistjakov Ju.D.
  • Manzha L.P.
  • Patjukov S.I.
SU1195862A1
METHOD OF MANUFACTURING INTEGRATED CIRCUITS WITH SIDE DIELECTRIC INSULATION 1982
  • Manzha N.M.
  • Patjukov S.I.
  • Shurchkov I.O.
  • Kazurov B.I.
  • Popov A.A.
  • Kokin V.N.
SU1060066A1
METHOD OF MANUFACTURING SEMICONDUCTING DEVICES WITH NEAR-WALL <P-N>-TRANSITIONS 1981
  • Manzha N.M.
  • Kokin V.N.
  • Chistjakov Ju.D.
  • Patjukov S.I.
SU1072666A1
METHOD OF CMOS TRANSISTORS MANUFACTURING WITH RAISED ELECTRODES 2006
  • Manzha Nikolaj Mikhajlovich
  • Saurov Aleksandr Nikolaevich
RU2329566C1
METHOD FOR PRODUCING PERFECT EPITAXIAL SILICON LAYERS WITH BURIED n- LAYERS 2003
  • Medvedev N.M.
  • Prizhimov S.G.
RU2265912C2
MANUFACTURING METHOD OF VERTICAL LOW-VOLTAGE VOLTAGE LIMITER 2019
  • Krasnikov Gennadij Yakovlevich
  • Statsenko Vladimir Nikolaevich
  • Shcherbakov Nikolaj Aleksandrovich
  • Paderin Anatolij Yurevich
  • Shvarts Karl-Genrikh Markusovich
  • Sokolov Evgenij Makarovich
  • Dementev Vyacheslav Borisovich
  • Lyublin Valerij Vsevolodovich
  • Galtsev Vyacheslav Petrovich
  • Frolova Olga Vladimirovna
  • Cheremisinov Maksim Yurevich
RU2698741C1

SU 1 422 904 A1

Authors

Prokhorov V.I.

Sazonov V.M.

Dates

1995-07-20Published

1985-01-08Filed