FIELD: semiconductor electronics. SUBSTANCE: silicon plates passed through operations of formation of n+ latent layers are used as substrate. p+ latent layer is formed on plate by implantation of boron with energy 75 keV and dose 10μCo/sq. cm. Ions of argon with dose p+ are implanted into region 5·1015cm-2 of latent layer with the use of same mask immediately after implantation of boron. After removal of mask and rinsing annealing is conducted for simultaneous activation of boron and generation of secondary defects. Then epitaxial layer is grown and insulating oxide is worked deep. In this case p+ latent layer proper and part of epitaxial layer remaining above it form effective getter of fast- diffusing impurities and point defects. EFFECT: improved quality of formed structures with simultaneous simplification of process.
Title | Year | Author | Number |
---|---|---|---|
PROCESS OF MANUFACTURE OF SILICON EPITAXIAL STRUCTURES WITH INTERNAL GETTER | 1990 |
|
SU1797403A1 |
CONSTRUCTION AND METHOD OF MANUFACTURING INTEGRATED CIRCUITS WITH COMBINED INSULATION | 1980 |
|
SU824824A1 |
METHOD FOR MANUFACTURING COMPLEMENTARY VERTICAL BIPOLAR TRANSISTORS AS PARTS OF INTEGRATED CIRCUITS | 2003 |
|
RU2244985C1 |
METHOD OF MAKING SHORT-RANGE PARTICLE DETECTOR | 2008 |
|
RU2378738C1 |
METHOD OF MANUFACTURING INTEGRATED CIRCUITS | 1984 |
|
SU1195862A1 |
METHOD OF MANUFACTURING INTEGRATED CIRCUITS WITH SIDE DIELECTRIC INSULATION | 1982 |
|
SU1060066A1 |
METHOD OF MANUFACTURING SEMICONDUCTING DEVICES WITH NEAR-WALL <P-N>-TRANSITIONS | 1981 |
|
SU1072666A1 |
METHOD OF CMOS TRANSISTORS MANUFACTURING WITH RAISED ELECTRODES | 2006 |
|
RU2329566C1 |
METHOD FOR PRODUCING PERFECT EPITAXIAL SILICON LAYERS WITH BURIED n- LAYERS | 2003 |
|
RU2265912C2 |
MANUFACTURING METHOD OF VERTICAL LOW-VOLTAGE VOLTAGE LIMITER | 2019 |
|
RU2698741C1 |
Authors
Dates
1995-07-20—Published
1985-01-08—Filed