METHOD FOR GENERATION OF CONTACT HOLES IN INTEGRAL MICROCIRCUITS Russian patent published in 1996 - IPC

Abstract SU 1627000 A1

FIELD: microelectronics. SUBSTANCE: method involves generation of insulating layer of silicon oxide on surface of silicon structure with projected gates, generation of phosphor- silicate glass film over insulating layer. Silicon oxide layer over area of p-type is deeper than that over n-type areas. Photoresistive mask with holes for contact areas of projected gates is used for etching of phosphor-silicate glass film and silicon layers until n-type areas are shown. Then method involves phosphor diffusion and fusion of phosphor-silicate glass. Photoresistive mask with holes for contacts to p-type areas is generated for access to contacts which size is lesser than corresponding holes on previous photoresistive mask. Generated photoresistive mask is used for opening holes to p-areas, mask is removed, and film of phosphor- silicate glass in holes to n-areas is etched. Method prevents inversion of conductance of p-type areas of projected gates and degradation of their characteristics. EFFECT: increased good-to-bad ratio. 8 dwg

Similar patents SU1627000A1

Title Year Author Number
METHOD FOR PRODUCING BIPOLAR INTEGRATED CIRCUITS WITH POLYSILOCON RESISTOR 1990
  • Gajduk S.I.
  • Balabutskij S.V.
  • Sasnovskij V.A.
  • Chausov V.N.
SU1819070A1
METHOD OF MANUFACTURING CILICIC N-P-N HF-TRANSISTOR STRUCTURE 1985
  • Glushchenko V.N.
  • Krasnozhon A.I.
SU1284415A1
METHOD OF OBTAINING FOR SEMICONDUCTOR SILICON STRUCTURES 0
  • Glushchenko V.N.
  • Kolychev A.I.
SU1160895A1
METHOD OF MANUFACTURING POWERFUL SILICON &&& -P- &&& TRANSISTORS 0
  • Glushchenko V.N.
  • Krasnozhon A.I.
SU1018543A1
MANUFACTURING PROCESS FOR DOUBLE-LEVEL METALLIZED LARGE-SCALE INTEGRATED CIRCUITS 1991
  • Krasnozhon A.I.
  • Frolov V.V.
  • Khvorov L.I.
RU2022407C1
PROCESS OF MANUFACTURE OF STRUCTURES FOR MIS LSICS 1990
  • Dmitriev N.V.
  • Sukhorukov N.I.
RU1743315C
METHOD FOR GENERATION OF CMOS-STRUCTURES WITH POLYSILICIC GATE 1992
  • Plashchinskij Gennadij Iosifovich[By]
  • Smirnov Aleksandr Mikhajlovich[By]
RU2056673C1
METHOD OF MANUFACTURING SEMICONDUCTING DEVICES WITH NEAR-WALL <P-N>-TRANSITIONS 1981
  • Manzha N.M.
  • Kokin V.N.
  • Chistjakov Ju.D.
  • Patjukov S.I.
SU1072666A1
PROCESS OF MANUFACTURE OF INTEGRATED MICROCIRCUITS WITH SCHOTTKY DIODES HAVING DIFFERENT HEIGHT OF POTENTIAL BARRIER 1988
  • Bodnar' D.M.
  • Kastrjulev A.N.
  • Korol'Kov S.N.
SU1589932A1
BIPOLAR TRANSISTOR MANUFACTURING PROCESS 1995
  • Lukasevich M.I.
  • Gornev E.S.
  • Mikhajlov V.M.
  • Solov'Eva G.P.
RU2110868C1

SU 1 627 000 A1

Authors

Vasilevich V.P.

Dovnar N.A.

Koreshkov G.A.

Shikulo V.E.

Dates

1996-10-20Published

1989-06-05Filed