MANUFACTURING PROCESS FOR DOUBLE-LEVEL METALLIZED LARGE-SCALE INTEGRATED CIRCUITS Russian patent published in 1994 - IPC

Abstract RU 2022407 C1

FIELD: microelectronics. SUBSTANCE: process involves formation of MIS structures protected by insulating layer, deposition of metal, removal of photoresist masks, formation of interlevel insulation, contact apertures, passivation treatment. In all operations involving heat action on MIS structures of large-scale integrated circuits carrying first metallization level in the course of their manufacture temperature conditions are strictly controlled and specified both for direct heating of substrate and for its indirect heating when applying high-frequency fields in chemical plasma etching. Chemical plasma treatment is additionally performed for interlevel insulating layer in carbon chloride and/or silicon chloride plasma. EFFECT: improved output of serviceable large-scale integrated circuits, eliminated danger of through conducting flaws in interlevel insulating layer.

Similar patents RU2022407C1

Title Year Author Number
PROCESS OF MANUFACTURE OF TWO-LEVEL COATING 1991
  • Medvedev N.M.
  • Khvorov L.I.
RU2025825C1
PROCESS OF FORMATION OF MULTILEVEL INTERCONNECTIONS OF INTEGRATED MICROCIRCUITS 1991
  • Bodnar' D.M.
  • Korol'Kov S.N.
  • Tolubaev K.G.
RU2028696C1
PROCESS OF MANUFACTURE OF STRUCTURES FOR MIS LSICS 1990
  • Dmitriev N.V.
  • Sukhorukov N.I.
RU1743315C
METHOD OF MANUFACTURING INTERCONNECTIONS OF INTEGRATED CIRCUITS 1990
  • Zagorodnev I.A.
  • Kuznetsov V.O.
  • Sulimin A.D.
  • Fat'Kin A.A.
  • Fishel' I.Sh.
  • Shishko V.A.
SU1695777A1
PROCESS OF MANUFACTURE OF P-CHANNEL MIS LSICS 1989
  • Matveev I.V.
  • Barabanov M.F.
  • Meshcherjakov N.Ja.
SU1752142A1
PROCESS OF MANUFACTURE OF STRUCTURES OF P-CHANNEL MIS LSIC 1990
  • Barabanov M.F.
  • Meshcherjakov N.Ja.
RU2043677C1
METHOD OF SMOOTH PATTERN PRODUCTION ON INTEGRATED CIRCUITS 1990
  • Lezgjan Eh.M.
  • Valeev A.S.
  • Zheleznov F.K.
  • Krasnikov G.Ja.
  • Nalivajko A.P.
  • Kuznetsov V.O.
SU1766214A1
METHOD FOR OBTAINING COMPONENT CONFIGURATION IN SILICON-BEARING LAYERS 1992
  • Sivak V.M.
  • Popova T.S.
  • Shulenin Ju.N.
RU2057204C1
MANUFACTURING PROCESS FOR LARGE SILICON-GATE MOS INTEGRATED CIRCUITS 1992
  • Meshcherjakov N.Ja.
  • Tsybin S.A.
RU2029414C1
PROCESS OF PLASMA ETCHING OF CONTACT WINDOWS IN INSULATING AND PASSIVATING LAYERS OF DIELECTRIC BASED ON SILICON 1992
  • Bliznetsov V.N.
  • Gushchin O.P.
  • Krasnikov G.Ja.
  • Trusov A.A.
  • Khrapova V.V.
  • Jachmenev V.V.
RU2024991C1

RU 2 022 407 C1

Authors

Krasnozhon A.I.

Frolov V.V.

Khvorov L.I.

Dates

1994-10-30Published

1991-07-08Filed