BIPOLAR TRANSISTOR MANUFACTURING PROCESS Russian patent published in 1998 - IPC

Abstract RU 2110868 C1

FIELD: microelectronics; manufacture of large-scale bipolar integrated circuits using self-aligned technology. SUBSTANCE: process includes production of buried layers of first type of conductivity and deposition of epitaxial layer of second type of conductivity, formation of first dielectric on surface and etching of cuts for base in it, deposition of first polysilicon film, doping of polysilicon with impurity of first type of conductivity, deposition of second dielectric film whose thickness is of at least two alignment errors on lithography, formation of photoresist mask so that boundaries of emitter cuts in photoresist are above vertical sections of second dielectric film formed on base cut steps and arranged closer to one alignment error on lithography from every side wall of vertical dielectric sections, etching of dielectric on horizontal sections up to polysilicon, etching of polysilicon, doping of silicon with impurity of first type of conductivity, formation of near-wall dielectric, deposition of second polysilicon film, formation of emitter and base regions, production of contacts for them, and metal evaporation. EFFECT: reduced size of emitter without impairing other characteristics of transistor and without using complex processes liable to reduce yield. 11 dwg

Similar patents RU2110868C1

Title Year Author Number
PROCESS OF MANUFACTURE OF BICOS/BIMOS DEVICE 1998
  • Krasnikov G.Ja.
  • Lukasevich M.I.
  • Morozov V.F.
  • Savenkov V.N.
RU2141148C1
METHOD FOR MANUFACTURING SELF-SCALED BIPOLAR TRANSISTOR 2002
  • Dolgov A.N.
  • Kravchenko D.G.
  • Klychnikov M.I.
  • Lukasevich M.I.
  • Manzha N.M.
  • Morozov V.F.
  • Eremenko A.N.
RU2234162C2
BIPOLAR CMOS STRUCTURE MANUFACTURING PROCESS 1995
  • Lukasevich M.I.
  • Gornev E.S.
  • Shevchenko A.P.
RU2106039C1
METHOD FOR MANUFACTURING SELF-SCALED BIPOLAR CMOS STRUCTURE 2003
  • Dolgov A.N.
  • Kravchenko D.G.
  • Eremenko A.N.
  • Klychnikov M.I.
  • Lukasevich M.I.
  • Manzha N.M.
  • Romanov I.M.
RU2234165C1
PROCESS OF MANUFACTURE OF BIPOLAR COS/MOS STRUCTURE 1998
  • Lukasevich M.I.
  • Gornev E.S.
  • Morozov V.F.
  • Trunov S.V.
  • Ignatov P.V.
  • Shevchenko A.P.
RU2141149C1
PROCESS OF MANUFACTURE OF BIPOLAR TRANSISTOR 1995
  • Lukasevich M.I.
RU2099814C1
BICMOS DEVICE AND PROCESS OF ITS MANUFACTURE 1996
  • Krasnikov G.Ja.
  • Kazurov B.I.
  • Lukasevich M.I.
RU2106719C1
METHOD FOR PRODUCING VERTICAL P-N-P TRANSISTOR AS PART OF INTEGRATED CIRCUIT 1995
  • Lukasevich M.I.
  • Gornev E.S.
  • Shevchenko A.P.
  • Dzjubanova V.V.
  • Samsonov E.S.
  • Loktev A.N.
  • Shvarts K.-G.M.
RU2106037C1
METHOD FOR MANUFACTURING COMPLEMENTARY VERTICAL BIPOLAR TRANSISTORS AS PARTS OF INTEGRATED CIRCUITS 2003
  • Dolgov A.N.
  • Eremenko A.N.
  • Klychnikov M.I.
  • Kravchenko D.G.
  • Lukasevich M.I.
  • Manzha N.M.
  • Khmel'Nitskij S.L.
RU2244985C1
PROCESS OF FABRICATION OF SELF-SCALING FIELD-EFFECT TRANSISTOR WITH STRUCT URE OF SUPERSELF-ALIGNED BIPOLAR TRANSISTOR 2001
  • Gornev E.S.
  • Lukasevich M.I.
  • Shcherbakov N.A.
  • Manzha N.M.
  • Klychnikov M.I.
RU2230392C2

RU 2 110 868 C1

Authors

Lukasevich M.I.

Gornev E.S.

Mikhajlov V.M.

Solov'Eva G.P.

Dates

1998-05-10Published

1995-11-09Filed