FIELD: computer engineering; reception of differential two-level coded signal of sequential self-synchronizing code with conversion to two-digit digital signal and further noise-resistant execution of full synchronization function for this signal using input continuous timing pulse sequence.
SUBSTANCE: device consists of detector-transducer (6), inputs (19,20) of first and second components of differential two-level coded signal, triggers (1-5), NAND elements (7,8), AND (21-24), OR (15-17), negative OR (11-13), XOR elements (9-10), asynchronous delay component (14), clocked delay components (27), clock input (18), and four outputs.
EFFECT: increased noise immunity due to noise-resistant forming of output synchronized signal and outputs clock signals of bit synchronization, pause start and pause with obstructing filtration, synchronization of two-digit digital signal of two-level code 1B2B, as noise, with duration of signal changes not exceeding the threshold duration P*Tic for P≥2, where P - threshold number, Tic - duration of clock pulse period.
1 dwg
Title | Year | Author | Number |
---|---|---|---|
DEVICE FOR RECEPTION AND SYNCHRONIZATION OF CODED SIGNAL | 2007 |
|
RU2344543C1 |
THREE-LEVEL CODED SIGNAL DECODER | 2007 |
|
RU2333600C1 |
CODE SIGNAL SYNCHRONISER | 2007 |
|
RU2345479C1 |
DEVICE FOR RECEIVING, TRANSFORMING AND SYNCHRONIZING DIGITAL DIFFERENTIAL SIGNAL | 2004 |
|
RU2279182C1 |
DEVICE FOR SYNCHRONIZATION OF ASYNCHRONOUS DIGITAL SIGNAL | 2004 |
|
RU2279181C1 |
DEVICE FOR CLOCK SYNCHRONIZATION OF DIGITAL SIGNAL | 2005 |
|
RU2286007C1 |
DECODER OF DIFFERENTIAL SIGNAL OF RZ CODE | 2005 |
|
RU2291560C1 |
DIGITAL SIGNAL CLOCK SYNCHRONIZATION DEVICE | 2005 |
|
RU2285333C1 |
DIGITAL SIGNAL SYNCHRONIZING DEVICE | 2005 |
|
RU2280947C1 |
SERIAL-BINARY-TO-PARALLEL-SERIAL CODE CONVERTER | 2001 |
|
RU2220502C2 |
Authors
Dates
2006-12-27—Published
2005-05-27—Filed