FIELD: physics, radio.
SUBSTANCE: code signal synchroniser refers to pulse digital technology, is aimed at phasing to electrical zero of input asynchronous code signal of digit capacity M≥2 (synchronised code signal and code synchrosignal shaping on digit outputs and code signal synchrosignal, interruption and interruption start shaping on the first, second and third outputs respectively) at barrier filtration of input code signal synchronisation as an interference with at variation length not exceeding threshold length counted by continuous input sequence of clock pulses, and can be used for designing synchronous devices of noise-immune asynchronous code or single commands or data input and data exchange (commands and data), e.g., between two synchronous devices, each of which has proper clock frequency. Technical result is higher noise stability of the device and its enhancement due to input clock pulse IC performing full synchronisation of input asynchronous code signal ID (1:M) of digit capacity M≥2 (synchronised code signal OD (1:M) and code synchrosignal OCD (1:M) shaping on digit outputs and code signal OD (1:M) synchrosignal OCD, interruption synchrosignal OPD and interruption start synchrosignal OPC shaping on the first, second and third outputs respectively) at barrier filtration of input asynchronous code signal synchronisation an interference with at variation length not exceeding threshold length P·Tic at P≥2, where Tic is clock pulse period, P is threshold number. The device contains three triggers (1-3), binary synchronous counter (4), three OR-NOT elements (5-7), three AND-NOT elements (8-10), five OR elements (11-15), delay element (16), AND element (17), bit inputs of asynchronous code signal ID(1:M) of digit capacity M≥2, M of signal shapers, specifically if M=2, shapers (18) and (19), clock input (20), code input (21) of code signal synchrosignal detection threshold, three outputs being outputs of triggers (1), (2), OR-NOT element (5) and outputs code signal synchrosignal OCD, interruption OPD, interruption start OPC respectively, and digit outputs of synchronised code signal OD (1:M) and its code synchrosignal OCD (1:M), being respectively data outputs and outputs of synchrosignal shapers (18) and (19).
EFFECT: higher noise stability of the device and its enhancement.
1 dwg
Title | Year | Author | Number |
---|---|---|---|
DEVICE FOR CLOCK SYNCHRONIZATION OF DIGITAL SIGNAL | 2005 |
|
RU2286007C1 |
DIGITAL SIGNAL SYNCHRONIZING DEVICE | 2005 |
|
RU2280947C1 |
DEVICE FOR RECEPTION AND SYNCHRONIZATION OF CODED SIGNAL | 2007 |
|
RU2344543C1 |
DIGITAL SIGNAL CLOCK SYNCHRONIZATION DEVICE | 2005 |
|
RU2285333C1 |
THREE-LEVEL CODED SIGNAL DECODER | 2007 |
|
RU2333600C1 |
DEVICE FOR RECEIVING, TRANSFORMING AND SYNCHRONIZING DIGITAL DIFFERENTIAL SIGNAL | 2004 |
|
RU2279182C1 |
DEVICE FOR SYNCHRONIZATION OF ASYNCHRONOUS DIGITAL SIGNAL | 2004 |
|
RU2279181C1 |
DEVICE FOR TWO-LEVEL CODED SIGNAL RECEPTION AND SYNCHRONIZATION | 2005 |
|
RU2290755C1 |
DECODER OF DIFFERENTIAL SIGNAL OF RZ CODE | 2005 |
|
RU2291560C1 |
DATA INPUT DEVICE | 2001 |
|
RU2202121C2 |
Authors
Dates
2009-01-27—Published
2007-06-04—Filed