FIELD: physics, computer engineering.
SUBSTANCE: invention refers to computer engineering and can be used in MIS integrated circuits in logic units. The device comprising the first 1, the second 2 inverters and a logic 6 including at least two combinational circuit executed of series n-transistors, additionally comprise a clocked inverter 3, the first 4 and the second 5 dumping n-transistors.
EFFECT: power consumption saving.
2 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| CASCADE PARAPHASE LOGIC UNIT | 2008 |
|
RU2349028C1 |
| MULTISTAGE PARAPHASE LOGIC DEVICE | 2012 |
|
RU2515225C1 |
| MULTIDIGIT ADDER ON SHORT-CHANNEL MIS TRANSISTORS | 2003 |
|
RU2239227C1 |
| PARAPHASE LOGICAL ELEMENT | 2009 |
|
RU2393631C1 |
| CLOCKED PARAPHASE LOGICAL ELEMENT | 2009 |
|
RU2382490C1 |
| ADDER BUILT AROUND CMDS TRANSISTORS | 2001 |
|
RU2185655C1 |
| CASCADE CIRCUIT USING CMOS TRANSISTORS | 1998 |
|
RU2132591C1 |
| PARAPHASE CASCADE LOGIC DEVICE BUILT AROUND CMIS TRANSISTORS | 2002 |
|
RU2209507C1 |
| PARAPHASE LOGIC GATE OF CASCADE DEVICES BUILT AROUND CMIS TRANSISTORS | 2002 |
|
RU2209508C1 |
| CLOCKED LOGIC ELEMENT | 2010 |
|
RU2427073C1 |
