FIELD: electricity.
SUBSTANCE: clocked multi-input AND element includes AND-NOT element (1), inverting element (2), clock transistor of n-type (3), clock transistor of p-type (4), feedback transistor of n-type (5) and feedback transistor of p-type (6). AND-NOT element (1) includes pre-charging transistor of p-type (7), key circuit (8) and additional key circuit (9). Inverting element (2) includes logic transistor of p-type (10) and pre-charging transistor of n-type (11). Key circuits (8) and (9) are made on in-series connected transistors of n-type, the latches of which represent the inputs of the device.
EFFECT: improving quick action of the device.
1 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| CLOCKED LOGIC ELEMENT | 2010 |
|
RU2427073C1 |
| CLOCKED AND-OR GATE | 2012 |
|
RU2515702C1 |
| AND-OR GATE | 2007 |
|
RU2334354C1 |
| MULTI-INPUT LOGICAL "AND" ELEMENT ON CMOS TRANSISTORS | 2006 |
|
RU2319299C1 |
| CLOCKED LOGICAL ELEMENT AND-OR ON CMDS-TRANSISTORS | 2008 |
|
RU2368072C1 |
| MULTI-INPUT LOGIC ELEMENT "I" | 2015 |
|
RU2613853C2 |
| DYNAMIC AND-OR LOGIC ELEMENT | 2015 |
|
RU2580095C1 |
| MULTIFUNCTION LOGIC GATE BUILT AROUND CMIS TRANSISTORS | 2004 |
|
RU2275737C1 |
| MULTIDIGIT ADDER ON SHORT-CHANNEL MIS TRANSISTORS | 2003 |
|
RU2239227C1 |
| PARAPHASE LOGICAL ELEMENT | 2009 |
|
RU2393631C1 |
