FUNCTIONAL STRUCTURE FOR LOGIC-DYNAMIC PROCESS OF SERIAL END-TO-END ACTIVATION OF INACTIVE ARGUMENTS "0" OF SECOND INTERMEDIATE SUM +[S ]f(&) -AND IN ADDER f(Σ) WITH TRANSFORMATION OF POSITIONAL ARGUMENTS OF TERMS [n]f(2) AND [m]f(2) (VERSIONS) Russian patent published in 2012 - IPC G06F7/50

Abstract RU 2450325 C2

FIELD: information technology.

SUBSTANCE: invention can be used when designing arithmetic units for performing arithmetic procedures for summation of positional arguments [n_i]f(2ⁿ) and [m_i]f(2ⁿ). In one version, the functional structure is realised using logic elements AND, OR.

EFFECT: faster summation.

5 cl

Similar patents RU2450325C2

Title	Year	Author	Number
FUNCTIONAL STRUCTURE FOR LOGIC-DYNAMIC PROCESS OF PARALLEL-SERIAL END-TO-END ACTIVATION OF f(←«+1/-1») INACTIVE ARGUMENTS "0" OF SECOND INTERMEDIATE SUM [S ]f(2) IN PROCEDURE FOR SUMMATION OF POSITIONAL ARGUMENTS OF TERMS [n]f(2) AND [m]f(2) (VERSIONS)	2010	Petrenko Lev Nikolaevich	RU2450326C2
FUNCTIONAL STRUCTURE OF ADDER f(Σ) OF ARBITRARY "i" BIT FOR LOGIC-DYNAMIC PROCESS OF SUMMATION OF POSITIONAL ARGUMENTS OF TERMS [n]f(2) and [m]f(2) USING ARITHMETIC AXIOMS OF TERNARY NUMBER SYSTEM f(+1,0,-1) (VERSIONS OF RUSSIAN LOGIC)	2010	Petrenko Lev Petrovich	RU2429522C1
METHOD OF CONVERTING [m]f(+/-)→Uf([m]) MINIMISED STRUCTURE OF POSITION-SIGN ARGUMENTS [m]f(+/-) TERNARY NUMBER SYSTEM f(+1,0,-1) INTO ANALOGUE VOLTAGE ARGUMENT Uf([m]) (VERSION OF RUSSIAN LOGIC)	2012	Petrenko Lev Petrovich	RU2501160C1
METHOD OF GENERATING LOGIC-DYNAMIC PROCESS OF CONVERTING CONDITIONALLY MINIMISED STRUCTURES OF ARGUMENTS OF ANALOGUE SIGNALS OF TERMS [n]f(+/-) AND [m]f(+/-) IN FUNCTIONAL ADDER STRUCTURE f(Σ) WITHOUT RIPPLE CARRY f(←←) AND PROCESS CYCLE ∆t → 5∙f(&)-AND FIVE CONDITIONAL LOGIC FUNCTIONS f(&)-AND, REALISED USING PROCEDURE FOR SIMULTANEOUS CONVERSION OF ARGUMENTS OF TERMS THROUGH ARITHMETIC AXIOMS OF TERNARY NUMBER SYSTEM f(+1,0,-1) AND FUNCTIONAL STRUCTURES FOR REALISATION THEREOF (VERSION OF RUSSIAN LOGIC)	2013	Petrenko Lev Petrovich	RU2523876C1
FUNCTIONAL STRUCTURE OF SELECTIVE LOGICAL DIFFERENTIATION OF ARGUMENTS OF BINARY SYSTEM FORMAT f(2)	2008	Petrenko Lev Petrovich	RU2373640C1
FUNCTIONAL STRUCTURE OF LEAST SIGNIFICANT BIT OF ADDER f(Σ) FOR ARGUMENTS OF TERMS [n]f(2) AND [m]f(2) OF "COMPLEMENTARY CODE RU" FORMAT (VERSIONS OF RUSSIAN LOGIC)	2012	Petrenko Lev Petrovich	RU2524562C2
METHOD OF PARALLEL-SERIAL MULTIPLICATION OF POSITIONAL ARGUMENTS OF ANALOGUE SIGNALS OF MULTIPLICAND [m]f(2) AND MULTIPLIER [n]f(2)	2010	Petrenko Lev Petrovich	RU2437142C2
METHOD FOR PERFORMING BOOLEAN SUMMATION OF POSITION ARGUMENTS OF ANALOGUE SIGNALS OF TERMS [n]f(2) AND [m]f(2) OF PARTIAL PRODUCTS IN PRE-ADDER f[n]&[m](2) OF PARALLEL-SERIAL MULTIPLIER f(Σ) USING DOUBLE BOOLEAN DIFFERENTIATION d/dn AND d/dn OF INTERMEDIATE SUMS AND GENERATION OF RESULTANT SUM [S]f(2) IN POSITION FORMAT (RUSSIAN LOGIC)	2010	Petrenko Lev Petrovich	RU2446443C1
METHOD OF CONVERTING STRUCTURE OF ARGUMENTS OF ANALOGUE LOGIC VOLTAGES «-/+»[m]f(+/-) - "COMPLEMENTARY CODE" TO POSITION-SIGN STRUCTURE OF MINIMISED ARGUMENTS OF LOGIC VOLTAGES [m]f(+/-) AND FUNCTIONAL STRUCTURE FOR REALISATION THEREOF (VERSIONS OF RUSSIAN LOGIC)	2012	Petrenko Lev Petrovich	RU2502184C1
METHOD OF LOGIC-DYNAMIC PROCESS OF SUMMATION OF POSITIONAL ARGUMENTS OF ANALOGUE SIGNALS [n]f(2) AND [m]f(2) WITH APPLICATION OF ARITHMETIC AXIOMS OF TERNARY NUMBER SYSTEM f(+1,0,-1) AND GENERATION OF RESULTING SUM OF ANALOGUE SIGNALS [S]f(2) IN POSITIONAL FORMAT (RUSSIAN LOGIC)	2010	Petrenko Lev Petrovich	RU2439659C1

RU 2 450 325 C2

Authors

Petrenko Lev Petrovich

Dates

2012-05-10—Published

2010-05-24—Filed