FIELD: physics.
SUBSTANCE: invention relates to microelectronics and can be used in manufacturing electronic devices. in the method of making a semiconductor device, via-holes are made in a semiconductor wafer; surfaces of the holes, the formed cleavages, the front and back surface of the semiconductor wafer are selectively coated with an insulating layer; metal conductors needed for burn-in testing and full inspection of all chips are deposited on top of the insulating layer; after burn-in testing and full inspection, the wafer is cut into chips, the non-defective ones of which are used for packaging.
EFFECT: invention provides group burn-in testing and full inspection of chips in a semiconductor wafer, which considerably lowers the cost of manufacturing semiconductor devices.
9 cl, 5 dwg
Title | Year | Author | Number |
---|---|---|---|
METHOD FOR MANUFACTURE OF SHF 3D MODULE | 2012 |
|
RU2498454C1 |
METHOD FOR MANUFACTURE OF 3D ELECTRONIC DEVICE | 2012 |
|
RU2498453C1 |
METHOD FOR MANUFACTURE OF 3D ELECTRONIC MODULE | 2011 |
|
RU2475885C1 |
CONTACTING DEVICE | 2012 |
|
RU2498449C1 |
METHOD FOR ENCAPSULATION OF ELECTRONIC COMPONENTS | 2012 |
|
RU2503086C1 |
METHOD FOR MANUFACTURING THREE-DIMENSIONAL MULTICOMPONENT ELECTRONIC MODULE | 2001 |
|
RU2193260C1 |
METHOD OF ASSEMBLING THREE-DIMENSIONAL ELECTRONIC MODULE | 2012 |
|
RU2492549C1 |
METHOD FOR TESTING AND CHECKING ELECTRONIC COMPONENTS | 2003 |
|
RU2272335C2 |
METHOD FOR MANUFACTURING THREE-DIMENSIONAL POLYMERIC ELECTRONIC MODULE | 2001 |
|
RU2193259C1 |
3D ELECTRONIC DEVICE | 2011 |
|
RU2488913C1 |
Authors
Dates
2014-04-10—Published
2012-07-27—Filed