FIELD: digital circuitry; automatics; industrial electronics.
SUBSTANCE: six additional transistors and four additional resistors are introduced, the first additional transistor (n-p-n) is connected in series, first additional resistor and second additional transistor (n-p-n), in-series connected second additional resistor and third additional transistor (p-n-p), in-series connected fourth additional transistor (n-p-n) and third additional resistor, also in series connected fifth additional transistor (n-p-n) and fourth additional resistor, output of R-S flip-flop relative to "ground" (output Q) forms general output of collector of sixth additional transistor and second and fourth resistors.
EFFECT: simplification of trigger synchronous R-S flip-flop.
1 cl, 1 dwg, 1 tbl
Title | Year | Author | Number |
---|---|---|---|
TRIGGERED ASYNCHRONOUS RS FLIP-FLOP | 2018 |
|
RU2693297C1 |
TRIGGER SYNCHRONOUS R-S TRIGGER | 2018 |
|
RU2692041C1 |
TRIGGER TWO-STAGE RS FLIP-FLOP | 2019 |
|
RU2721386C1 |
TRIGGERING ASYNCHRONOUS T FLIP-FLOP | 2020 |
|
RU2726848C1 |
TRIGGER TWO-STAGE D TRIGGER | 2019 |
|
RU2714106C1 |
TRIGGER GATE AND-NOT/OR-NOT | 2022 |
|
RU2783403C1 |
TRIGGER SYNCHRONOUS D FLIP-FLOP | 2018 |
|
RU2692422C1 |
TRIGGERING AND/NAND LOGIC ELEMENT | 2020 |
|
RU2727613C1 |
TRIGGER LOGIC GATE AND/OR | 2020 |
|
RU2745398C1 |
TRIGGER ADDER MODULO TWO | 2018 |
|
RU2700195C1 |
Authors
Dates
2020-09-02—Published
2018-10-16—Filed