TRIGGER GATE AND-NOT/OR-NOT Russian patent published in 2022 - IPC H03K19/20 H03K19/09 H03K19/86 

Abstract RU 2783403 C1

FIELD: industrial electronics.

SUBSTANCE: invention relates to digital circuitry, automation and industrial electronics and, in particular, can be used in computer technology blocks built on logic elements. The trigger logic element AND-NOT/OR-NOT additionally contains four additional transistors and four additional resistors. The first and second additional transistors (both n-p-n) are connected in parallel with each other. The common output of the collectors of the first and second additional transistors is connected to the common output of the second resistor, the collector of the second transistor and the emitter of the third additional transistor. Each output of the bases of the first and second additional transistors forms, relative to the "ground", respectively, the first and second inputs of the logic element for the implementation of the OR-NOT operation. The first additional resistor is connected between the common output of the emitters of the first and second additional transistors and ground. The common output of the collector of the third additional transistor and the second additional resistor is connected to the base of the third transistor. The third additional resistor is connected to the emitter of the third transistor. The collector of the fourth additional transistor (n-p-n) is connected to the common terminal of the collector of the fourth transistor, the second, third additional resistors and the output of the logic element. The base of the fourth additional transistor is connected to the common output of the emitters of the first, second additional transistors and the first additional resistor. The emitter of the fourth additional transistor is grounded. The fourth additional resistor is connected between the "ground" and the common terminal of the fourth resistor, the collector of the third transistor and the base of the third additional transistor.

EFFECT: increasing the load capacity of the trigger logic element AND-NOT/OR-NOT.

1 cl, 3 dwg

Similar patents RU2783403C1

Title Year Author Number
TRIGGERING AND/NAND LOGIC ELEMENT 2020
  • Peredelskij Gennadij Ivanovich
RU2727613C1
TRIGGER LOGIC GATE AND/OR 2020
  • Peredelskij Gennadij Ivanovich
RU2745398C1
TRIGGER TWO-STAGE RS FLIP-FLOP 2019
  • Peredelskij Gennadij Ivanovich
RU2721386C1
TRIGGER SYNCHRONOUS D FLIP-FLOP 2018
  • Peredelskij Gennadij Ivanovich
RU2692422C1
TRIGGERING ASYNCHRONOUS T FLIP-FLOP 2020
  • Peredelskij Gennadij Ivanovich
RU2726848C1
TRIGGER SYNCHRONOUS R-S TRIGGER 2018
  • Peredelskij Gennadij Ivanovich
RU2692041C1
TRIGGER SYNCHRONOUS R-S FLIP-FLOP 2018
  • Peredelskij Gennadij Ivanovich
RU2731438C2
TRIGGER LOGIC ELEMENT IS NOT/OR/AND/OR-NOT/AND-NOT 2021
  • Peredelskii Gennadii Ivanovich
RU2760206C1
TRIGGER TWO-STAGE D TRIGGER 2019
  • Peredelskij Gennadij Ivanovich
RU2714106C1
TRIGGER LOGIC ELEMENT OR/NOR 2020
  • Peredelskij Gennadij Ivanovich
RU2726853C1

RU 2 783 403 C1

Authors

Peredelskii Gennadii Ivanovich

Dates

2022-11-14Published

2022-02-14Filed