FIELD: computer engineering.
SUBSTANCE: multi-core processor equipped with a cache memory, which includes a common partition and individual partitions by the number of cores, wherein each of the common partition and individual partitions comprises indicated cells and indicating cells, wherein said cells of the common partition are capable of storing data in an uncompressed or compressed form, and said cells of the individual partitions are capable of storing data in an uncompressed form, wherein each indicating cell of common section, not having its specified cell, together with data identifier is able to store address indicator, wherein cache memory is capable of transferring data from a source indicated cell of an individual partition to a portion of a target indicated cell of a common partition and is capable of storing transferred data in a portion of a target indicated cell of the common partition in a compressed form, and indicating cell of common section is capable of storing together with it an address pointer indicating data storage in a common section.
EFFECT: reduction of time required for transfer of data stored in individual sections of cache memory belonging to other cores to multi-core processor cores.
3 cl, 3 dwg
Title | Year | Author | Number |
---|---|---|---|
CACHE-BASED TRACE RECORDING USING DATA OF CACHE COHERENCE PROTOCOL | 2018 |
|
RU2775818C2 |
TRACE RECORDING BY REGISTRATION OF INCOMING STREAMS IN LOWER-LEVEL CACHE BASED ON ELEMENTS IN UPPER-LEVEL CACHE | 2019 |
|
RU2773437C2 |
REGISTRATION OF INCOMING CACHE STREAMS ON REQUEST TO A HIGHER-LEVEL CACHE | 2019 |
|
RU2764173C1 |
METHOD OF PERFORMANCE OF READING OPERATION IN MULTIPROCESSOR COMPUTER SYSTEM | 1998 |
|
RU2183850C2 |
INSTRUCTION AND LOGIC FOR MEMORY ACCESS IN A CLUSTERED WIDE-EXECUTION MACHINE | 2013 |
|
RU2662394C2 |
CACHING APPARATUS, METHOD AND SYSTEM | 2008 |
|
RU2483347C2 |
INTEGRATED CIRCUIT WITH MULTI-PORT SUPER MEMORY CELL AND CIRCUIT OF DATA TRANSFER ROUTE SWITCHING | 2010 |
|
RU2481652C1 |
DETERMINATION OF PATH PROFILE BY USING COMBINATION OF HARDWARE AND SOFTWARE TOOLS | 2013 |
|
RU2614583C2 |
PROCESSOR, METHOD, SYSTEM AND EQUIPMENT FOR VECTOR INDEXED MEMORY ACCESS PLUS ARITHMETIC AND / OR LOGIC OPERATIONS | 2014 |
|
RU2620930C1 |
USE OF AUTHENTICATED MANIFESTS TO ENSURE EXTERNAL CERTIFICATION OF MULTIPROCESSOR PLATFORMS | 2014 |
|
RU2599340C2 |
Authors
Dates
2025-03-25—Published
2024-08-29—Filed