MULTICORE PROCESSOR WITH HIERARCHICAL CACHE MEMORY CAPABLE OF STORING DATA IN COMPRESSED FORM Russian patent published in 2025 - IPC G06F12/811 

Abstract RU 2837061 C1

FIELD: computer engineering.

SUBSTANCE: multi-core processor equipped with a cache memory, which includes a common partition and individual partitions by the number of cores, wherein each of the common partition and individual partitions comprises indicated cells and indicating cells, wherein said cells of the common partition are capable of storing data in an uncompressed or compressed form, and said cells of the individual partitions are capable of storing data in an uncompressed form, wherein each indicating cell of common section, not having its specified cell, together with data identifier is able to store address indicator, wherein cache memory is capable of transferring data from a source indicated cell of an individual partition to a portion of a target indicated cell of a common partition and is capable of storing transferred data in a portion of a target indicated cell of the common partition in a compressed form, and indicating cell of common section is capable of storing together with it an address pointer indicating data storage in a common section.

EFFECT: reduction of time required for transfer of data stored in individual sections of cache memory belonging to other cores to multi-core processor cores.

3 cl, 3 dwg

Similar patents RU2837061C1

Title Year Author Number
CACHE-BASED TRACE RECORDING USING DATA OF CACHE COHERENCE PROTOCOL 2018
  • Mola, Jordi
RU2775818C2
TRACE RECORDING BY REGISTRATION OF INCOMING STREAMS IN LOWER-LEVEL CACHE BASED ON ELEMENTS IN UPPER-LEVEL CACHE 2019
  • Mola, Jordi
RU2773437C2
REGISTRATION OF INCOMING CACHE STREAMS ON REQUEST TO A HIGHER-LEVEL CACHE 2019
  • Mola, Jordi
  • Gabryjelski, Henry
RU2764173C1
METHOD OF PERFORMANCE OF READING OPERATION IN MULTIPROCESSOR COMPUTER SYSTEM 1998
  • Arimilli Ravi Kumar
  • Dodson Dzhon Stiven
  • Kejzer Dzhon Majkl
  • Luis Dzherri Don
RU2183850C2
INSTRUCTION AND LOGIC FOR MEMORY ACCESS IN A CLUSTERED WIDE-EXECUTION MACHINE 2013
  • Leshenko Anton U.
  • Efimov Andrej
  • Shishlov Sergej I.
  • Ier Dzhajesh
  • Babayan Boris A.
RU2662394C2
CACHING APPARATUS, METHOD AND SYSTEM 2008
  • Uagkh Makhesh
  • Ajanovich Zhasmin
RU2483347C2
INTEGRATED CIRCUIT WITH MULTI-PORT SUPER MEMORY CELL AND CIRCUIT OF DATA TRANSFER ROUTE SWITCHING 2010
  • Shiu Shinie
  • Lilli Brajan P.
RU2481652C1
DETERMINATION OF PATH PROFILE BY USING COMBINATION OF HARDWARE AND SOFTWARE TOOLS 2013
  • Madriles Karlos
  • Kodina Khosep M.
  • Kotselidis Khristos E.
  • Martines Visente Alekhandro
RU2614583C2
PROCESSOR, METHOD, SYSTEM AND EQUIPMENT FOR VECTOR INDEXED MEMORY ACCESS PLUS ARITHMETIC AND / OR LOGIC OPERATIONS 2014
  • Ermolaev Igor
  • Toll Bret L.
  • Velentajn Robert
  • San Adrian Khesus K.
  • Doshi Gautam B.
  • Chakraborti Prasendzhit
  • Malladi Rama K
RU2620930C1
USE OF AUTHENTICATED MANIFESTS TO ENSURE EXTERNAL CERTIFICATION OF MULTIPROCESSOR PLATFORMS 2014
  • Skarlata Vinsent R.
  • Dzhonson Sajmon P.
  • Beker Vladimir
  • Uolker Dzhess
  • Sentoni Emi L.
  • Anati Ittaj
  • Makaram Ragkhunandan
  • Makkin Frensis Ks.
  • Rozas Karlos V.
  • Savagaonkar Udaj R.
RU2599340C2

RU 2 837 061 C1

Authors

Surchenko Aleksandr Viktorovich

Dates

2025-03-25Published

2024-08-29Filed