LARGE-SCALE INTEGRATED-CIRCUIT STRUCTURE Russian patent published in 1997 - IPC

Abstract RU 2084989 C1

FIELD: microelectronics. SUBSTANCE: large-scale integrated-circuit structure has semiconductor substrate with n- and p-regions for p- and n-channel transistors, respectively, incorporating functional areas with source and drain regions of p- and n-channel transistors, gates of p- and n-channel transistors, their contacts for connecting to high- and low-potential buses, respectively, contact pads made in gate switching areas separating source and drain regions of p- and n-channel transistors, areas of resistive contacts for n- and p-regions of substrate, and high- and low-potential buses. Contact pads in gate switching areas are common for four nearest gates for connection to any of four closest gates of two p-channel transistors and two n-channel transistors. Contacts for source and drain regions of p- and n-channel transistors are made in locating areas of high- and low-potential buses, respectively, just under buses proper. Contacts for gates of p- and n-channel transistors are made in locating areas of high- and low-potential buses, respectively, directly under them so as to isolate structure. Areas of resistive contacts for n- and p-regions of substrate are made in locating areas of high- and low-potential buses, respectively, directly under them. EFFECT: improved efficiency of chip area utilization. 4 cl, 11 dwg

Similar patents RU2084989C1

Title Year Author Number
RANDOM-ACCESS MEMORY CELL 2024
  • Gordeev Aleksandr Ivanovich
  • Voitovich Viktor Evgenevich
RU2826859C1
CMOS ARRAY CHIP MANUFACTURING PROCESS 1996
  • Agrich Ju.V.
RU2124252C1
LOGIC GATE 2014
  • Ignat'Ev Sergej Mikhajlovich
RU2546302C1
MEMORY UNIT 0
  • Venzhik Sergej Nikolaevich
  • Rybalko Aleksandr Pavlovich
SU1786508A1
INTEGRATED CIRCUIT ON COMPLEMENTARY MOS TRANSISTORS 1990
  • Khendrikus Jozefius Marija Vendrik[Nl]
  • Andreas Antonius Jokhannes Marija Van Den Ehlskhout[Nl]
  • Dirk Villem Kharberts[Nl]
RU2025829C1
AUTOMATICALLY CONTROLLED WRITE VOLTAGE SHAPER FOR CMOS ELECTRICALLY PROGRAMMABLE READ-ONLY MEMORIES 0
  • Sidorenko Vladimir Pavlovich
  • Grudanov Nikolaj Borisovich
  • Khoruzhij Anatolij Anatolevich
SU1631606A1
LOGICAL MATRIX BASED ON MEMRISTOR SWITCHBOARD 2017
  • Maevskij Oleg Vasilevich
  • Pisarev Aleksandr Dmitrievich
  • Busygin Aleksandr Nikolaevich
  • Udovichenko Sergej Yurevich
RU2643650C1
METHOD OF MANUFACTURING CMOS STRUCTURES 2015
  • Glukhov Aleksandr Viktorovich
  • Rogulina Larisa Gennadevna
  • Kurlenko Aleksandr Anatolevich
RU2665584C2
METHOD OF MANUFACTURING SELF-COMBINED BICMOS STRUCTURE OF SUBMICROMETER SIZES 2006
  • Adamov Jurij Fedorovich
  • Gorshkova Natal'Ja Mikhajlovna
  • Krupkina Tat'Jana Jur'Evna
RU2329567C1
RADIATION-RESISTANT COMPLEMENTARY METAL-OXIDE-SEMICONDUCTOR TRANSISTOR BASED ELEMENT LIBRARY 2013
  • Gerasimov Jurij Mikhajlovich
  • Glushkov Aleksandr Valentinovich
  • Grigor'Ev Nikolaj Gennad'Evich
  • Petrichkovich Jaroslav Jaroslavovich
  • Solokhina Tat'Jana Vladimirovna
RU2539869C1

RU 2 084 989 C1

Authors

Ivanov Ju.P.

Mukhina N.V.

Il'In S.V.

Zajtsev V.V.

Dates

1997-07-20Published

1992-09-10Filed