FIELD: electricity.
SUBSTANCE: invention is intended for use in integral logic devices based on complementary unipolar field transistors of metal-oxide-semiconductor (MOS) structure with induced channels of p- and n-conductivity and bipolar transistors of n-p-n and p-n-p structures. Logic gate comprises MOS-keys with p- and n- conductivity, which source outputs are connected to buses of positive and negative supply poles respectively, emitter followers at bipolar transistors of n-p-n and p-n-p structures, which collectors are connected to buses of positive and negative supply poles respectively while emitters are connected to the logic gate output; MOS-keys with p- and n- conductivity are represented as more than two complementary pairs, wherein in each such pair source outputs of MOS-keys are connected and coupled to bipolar transistor base of the respective emitter follower.
EFFECT: improved reliability due to reduced parasitic capacitance of the main units.
3 dwg
Title | Year | Author | Number |
---|---|---|---|
LARGE-SCALE INTEGRATED-CIRCUIT STRUCTURE | 1992 |
|
RU2084989C1 |
BICMOS DEVICE AND PROCESS OF ITS MANUFACTURE | 1996 |
|
RU2106719C1 |
BIPOLAR-FIELD BUFFER AMPLIFIER FOR OPERATING AT LOW TEMPERATURES | 2018 |
|
RU2670777C9 |
MICROPOWER LOGIC ELEMENT WITH LOADING CAPACITY | 1999 |
|
RU2172064C2 |
SUPERHIGH-SPEED SUPERINTEGRATED LARGE-SCALE METAL-OXIDE-SUPERCONDUCTOR RANDOM-ACCESS MEMORY BUILT AROUND AVALANCHE TRANSISTORS | 1999 |
|
RU2200351C2 |
BIPOLAR CMOS DEVICE AND ITS MANUFACTURING PROCESS | 2003 |
|
RU2282268C2 |
COMPLEMENTARY SEMICONDUCTOR DEVICE | 1997 |
|
RU2192691C2 |
CMOS GATE LEVEL CONVERTER | 1994 |
|
RU2097914C1 |
INTEGRAL ELECTRONIC CMOS SYNAPSE | 2023 |
|
RU2808951C1 |
METHOD OF MANUFACTURING SELF-COMBINED BICMOS STRUCTURE OF SUBMICROMETER SIZES | 2006 |
|
RU2329567C1 |
Authors
Dates
2015-04-10—Published
2014-05-14—Filed