FIELD: electricity.
SUBSTANCE: invention is aimed to creation of a device with a high degree of integration of elements performing logical operations and containing a matrix of high-speed switches based on electrically reprogrammed cells. The method is carried out through the use of as triggering elements of memristors with small size and high-speed switching, and address low-voltage MOS transistors, included complementary. Separation of the write and read circuits allows to execute multiple programming of the logical device. The presence of address transistors in the cell allows to minimise the leakage currents and interference of cells when they are combined into a matrix, which reduces power consumption.
EFFECT: possibility of reprogrammable switching, which is suitable for constructing the logic of operation of a neuromorphic device and reducing power consumption.
4 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| MULTI-LAYER LOGIC MATRIX BASED ON A MEMRISTOR SWITCHING CELL | 2017 |
|
RU2682548C2 |
| MEMORY DEVICE BASED ON COMPLEMENTARY MEMRISTOR-DIODE CELL | 2017 |
|
RU2649657C1 |
| 3D STORAGE MATRIX BASED ON A COMPLEMENTARY MEMRISTOR-DIODE CELL | 2017 |
|
RU2697623C2 |
| INTEGRAL ELECTRONIC CMOS SYNAPSE | 2023 |
|
RU2808951C1 |
| SINGLE-ELECTRON MEMRISTOR (NANOCELL) AND METHOD OF USE | 2023 |
|
RU2823967C1 |
| LARGE-SCALE INTEGRATED-CIRCUIT STRUCTURE | 1992 |
|
RU2084989C1 |
| OPTICALLY CONTROLLED MEMRISTOR BASED ON THE ITO/ZrO(Y)/Si MDS STRUCTURE WITH Ge NANOISLANDS | 2022 |
|
RU2803506C1 |
| STATIC MEMORY CELL WITH TWO ADDRESS INPUTS | 2011 |
|
RU2470390C1 |
| ELECTRICALLY ERASABLE AND PROGRAMMABLE NONVOLATILE STORAGE CELL | 1996 |
|
RU2168242C2 |
| SEMICONDUCTOR UNBREAKABLE MEMORY UNIT | 1992 |
|
RU2097842C1 |
