FIELD: physics.
SUBSTANCE: adjusting the basic operations, it is possible to improve the parameters of the CMOS structures and the characteristics of the integrated circuits produced at earlier production stages, which increases the operating parameters of MOS transistors and reliability, improves the characteristics of integrated circuits and expands their functionality. In the basic CMOS technology of a single technological cycle for manufacturing elements of the control circuit of low-power and high-power transistors, the "pocket in pocket" manufacturing technology is introduced to create p-MOS-transistors with an isolated pocket of n-type and a vertical N-MOSFET technology, where the starting material is an epitaxial structure. The following operations are used: first oxidation, plasma-chemical etching of SiO2, "I" photolithography, etching of SiO2, ion doping "r-pocket", redistribution "r-pocket", "II" photolithography, etching of SiO2, ion doping "n-pocket", redistribution "n-pocket", "III" photolithography, etching of SiO2, thermal oxidation, ionic alloying "Suballoying", "IV" photolithography, etching of SiO2, fine oxidation, deposition of polysilicon Si*, "V" photolithography, etching of Si*, "VI" photolithography, ionic doping "Area n++"," VII "photolithography, ionic doping "Area r++", annealing, formation of SiO2 (unalloyed), precipitation of borophosphorosilicate glass, annealing, "VIII" photolithography, etching of boron phosphosilicate glass, deposition of metal, "IX" photolithography, metal etching, precipitation of SiO2, "X" photolithography, etching of SiO2.
EFFECT: formation of a single technological cycle for manufacturing the elements of a control circuit for a low-power and high-power transistor in order to obtain an intelligent power key of any complexity on a single chip.
2 dwg
Title | Year | Author | Number |
---|---|---|---|
METHOD FOR PRODUCING CMOS TRANSISTOR GATE REGIONS | 2003 |
|
RU2297692C2 |
METHOD OF CMOS TRANSISTORS MANUFACTURING WITH RAISED ELECTRODES | 2006 |
|
RU2329566C1 |
METHOD FOR MANUFACTURING INTEGRATED CIRCUITS AROUND CMOS TRANSISTORS | 2000 |
|
RU2185686C2 |
METHOD FOR MANUFACTURING HIGH-TEMPERATURE CMOS SOI INTEGRATED CIRCUITS | 2016 |
|
RU2643938C1 |
CMOS/SOI MRAM MEMORY INTEGRATED WITH VLSI AND METHOD FOR PRODUCTION THEREOF (VERSIONS) | 2012 |
|
RU2532589C2 |
METHOD FOR INCREASING RADIATION RESISTANCE OF STATIC RAM MICROCIRCUITS ON STRUCTURES "SILICON ON SAPPHIRE" | 2019 |
|
RU2727332C1 |
METHOD FOR PRODUCTION OF TUNNELLING MULTI-GATE FIELD NANOTRANSISTOR WITH SCHOTTKY CONTACTS | 2018 |
|
RU2717157C2 |
PROCESS OF MANUFACTURE OF CMOS STRUCTURE | 1990 |
|
RU1759185C |
METHOD FOR MANUFACTURING HIGH-POWER AND HIGHCURRENT MOS TRANSISTOR | 2002 |
|
RU2209490C1 |
METHOD OF MANUFACTURING SELF-COMBINED BICMOS STRUCTURE OF SUBMICROMETER SIZES | 2006 |
|
RU2329567C1 |
Authors
Dates
2018-08-31—Published
2015-07-07—Filed