FUNCTIONAL STRUCTURE OF POSITION-SIGN ACCUMULATOR f(+/-) FOR COMBINATORIAL MULTIPLIER WHERE SUBPRODUCT OUTPUT ARGUMENTS ARE REPRESENTED IN BINARY FORMAT f(2) (VERSIONS) Russian patent published in 2010 - IPC G06F7/505

Abstract RU 2380740 C2

FIELD: information technologies.

SUBSTANCE: invention may be used for building arithmetic units and executing arithmetic operations of summing up subproducts in combination multiplier. Each position of device in the first version of implementation contains four NOT gates, five AND gates, five OR gates.

EFFECT: speedup.

4 cl, 17 dwg, 6 ex

Similar patents RU2380740C2

Title	Year	Author	Number
FUNCTIONAL DESIGN OF PARALLEL POSITION-SIGN ADDER OF ARGUMENTS OF TERMS OF TWO FORMATS OF BINARY NUMBER SYSTEM f(2) AND POSITION-SIGN NUMBER SYSTEM f(+/-) (VERSIONS)	2008	Petrenko Lev Petrovich	RU2390050C2
FUNCTIONAL STRUCTURE OF CONDITIONALLY "i" POSITION OF PARALLEL ADDER FOR TERNARY NUMBER SYSTEM f(+1,0,-1) IN ITS POSITION-SIGN FORMAT f(+/-)	2008	Petrenko Lev Petrovich	RU2380741C1
FUNCTIONAL STRUCTURE FOR CORRECTING INTERMEDIATE SUM ±[Si] ARGUMENTS FOR PARALLEL ADDER IN POSITION-SIGN CODES f(+/-)	2007	Petrenko Lev Petrovich	RU2378681C2
FUNCTIONAL STRUCTURE OF PARALLEL ADDER FOR MULTIPLICATION, WHEREIN ARGUMENTS OFTERMS OF PARTIAL PRODUCTS ARE ARGUMENTS OF TERNARY NUMBER SYSTEM f(+1,0,-1) IN POSITIONAL-SIGN FORMAT THEREOF f(+/-) (VERSIONS)	2008	Petrenko Lev Petrovich	RU2386162C2
METHOD OF GENERATING LOGIC-DYNAMIC PROCESS OF CONVERTING CONDITIONALLY MINIMISED STRUCTURES OF ARGUMENTS OF ANALOGUE SIGNALS OF TERMS [n]f(+/-) AND [m]f(+/-) IN FUNCTIONAL ADDER STRUCTURE f(Σ) WITHOUT RIPPLE CARRY f(←←) AND PROCESS CYCLE ∆t → 5∙f(&)-AND FIVE CONDITIONAL LOGIC FUNCTIONS f(&)-AND, REALISED USING PROCEDURE FOR SIMULTANEOUS CONVERSION OF ARGUMENTS OF TERMS THROUGH ARITHMETIC AXIOMS OF TERNARY NUMBER SYSTEM f(+1,0,-1) AND FUNCTIONAL STRUCTURES FOR REALISATION THEREOF (VERSION OF RUSSIAN LOGIC)	2013	Petrenko Lev Petrovich	RU2523876C1
FUNCTIONAL STRUCTURE OF SELECTIVE LOGICAL DIFFERENTIATION OF ARGUMENTS OF BINARY SYSTEM FORMAT f(2)	2008	Petrenko Lev Petrovich	RU2373640C1
METHOD OF CONVERTING [m]f(+/-)→Uf([m]) MINIMISED STRUCTURE OF POSITION-SIGN ARGUMENTS [m]f(+/-) TERNARY NUMBER SYSTEM f(+1,0,-1) INTO ANALOGUE VOLTAGE ARGUMENT Uf([m]) (VERSION OF RUSSIAN LOGIC)	2012	Petrenko Lev Petrovich	RU2501160C1
FUNCTIONAL DESIGN FOR UPDATING ARGUMENTS OF INTERMEDIATE SUM ±[S''i] OF PARALLEL ADDER IN POSITION-SIGN CODES f(+/-)	2007	Petrenko Lev Petrovich	RU2362204C9
METHOD OF CONVERTING STRUCTURE OF ARGUMENTS OF ANALOGUE LOGIC VOLTAGES «-/+»[m]f(+/-) - "COMPLEMENTARY CODE" TO POSITION-SIGN STRUCTURE OF MINIMISED ARGUMENTS OF LOGIC VOLTAGES [m]f(+/-) AND FUNCTIONAL STRUCTURE FOR REALISATION THEREOF (VERSIONS OF RUSSIAN LOGIC)	2012	Petrenko Lev Petrovich	RU2502184C1
FUNCTIONAL INPUT STRUCTURE OF ADDER WITH SELECTIVE LOGIC DIFFERENTIATION d*/dn OF FIRST INTERMEDIATE SUM ±[S ] OF MINIMISED ARGUMENTS OF TERMS ±[n]f(+/-) and ±[m]f(+/-) (VERSIONS)	2009	Petrenko Lev Petrovich	RU2424548C1

RU 2 380 740 C2

Authors

Petrenko Lev Petrovich

Dates

2010-01-27—Published

2008-04-29—Filed