FIELD: information technology.
SUBSTANCE: memory system includes first and second memory devices, and a memory controller configured to selectively enable one of the memory devices, the memory controller having a first line coupled to the first and second memory devices and a second line coupled to the first and second memory devices. The first memory device is configured to provide a notification to the memory controller on the first line and the second memory device is configured to provide a notification to the memory controller on the second line. The first memory device is further configured not to load the first line and the second memory device is further configured not to load the second line when the memory controller is writing to the enabled memory device.
EFFECT: possibility of signalling a shared bus interrupt in a multi-rank memory subsystem.
24 cl, 7 dwg
Title | Year | Author | Number |
---|---|---|---|
SEMICONDUCTOR STORAGE DEVICE | 2015 |
|
RU2682387C1 |
SEMICONDUCTOR MEMORY DEVICE | 2014 |
|
RU2642960C2 |
MEMORY CONTROLLER, WHICH PERFORMS READING AND WRITING INSTRUCTIONS IN ORDER DIFFERENT FROM SIMPLE QUEUE | 1996 |
|
RU2157562C2 |
ARCHITECTURE OF INPUT-OUTPUT PROCESSOR, WHICH CONNECTS INTER-BRIDGE OF PRIMARY COMPONENTS | 1996 |
|
RU2157000C2 |
METHOD AND SYSTEM FOR EXTERNAL DATA STORAGE | 2005 |
|
RU2383952C2 |
METHOD OF DATA RECORDING AND MEMORY SYSTEM | 2014 |
|
RU2621611C1 |
MEMORY DEVICE AND MEMORY SYSTEM | 2015 |
|
RU2682843C1 |
ASSOCIATIVE MEMORY | 0 |
|
SU1718274A1 |
PARALLEL PROCESSOR SYSTEM | 1991 |
|
RU2084953C1 |
MUTUAL RESOURCE ALLOCATION SYSTEM | 2000 |
|
RU2188451C2 |
Authors
Dates
2011-03-10—Published
2007-08-08—Filed