FIELD: computer equipment.
SUBSTANCE: invention relates to the computer equipment. Memory system contains the first region of the memory cell, where the first memory cell is provided, with the first memory cell assigned address; second region of the memory cell, where the second memory cell is provided, and the second memory cell is assigned an address; ECC scheme that corrects a data error, stored in the first memory cell; a control circuit that replaces the address of the first memory cell with the address of the second memory cell, if the number of times the error has been corrected in the first memory cell reaches the first value; and address counter that counts the address each time the first area of the memory cell is accessed, and after receiving the first command, the control circuit reads data from the first memory cell, which is assigned the address corresponding to the address counted by the address counter, and stores the address of the first memory location where the ECC has successfully corrected the error.
EFFECT: technical result is to ensure the reliability of the memory system.
18 cl, 7 dwg
Title | Year | Author | Number |
---|---|---|---|
MEMORY DEVICE AND METHOD OF ITS CONTROL | 2016 |
|
RU2669872C1 |
MEMORY DEVICE AND MEMORY SYSTEM | 2015 |
|
RU2682843C1 |
A SEMICONDUCTOR MEMORY DEVICE | 2014 |
|
RU2618368C2 |
SEMICONDUCTOR STORAGE DEVICE | 2015 |
|
RU2681344C1 |
SEMICONDUCTOR MEMORY DEVICE | 2014 |
|
RU2641478C2 |
METHOD AND APPARATUS FOR RECORDING HIGH-SPEED INPUT DATA INTO MATRIX OF MEMORY DEVICES | 2006 |
|
RU2417461C2 |
MAGNETIC MEMORY AND METHOD OF MANAGEMENT OF IT | 2014 |
|
RU2628221C1 |
MEANS FOR KEY SETTING WITHOUT SWITCHING TO PASSIVE STATE | 2010 |
|
RU2542953C2 |
MULTIPROCESSOR ARCHITECTURE OPTIMISED FOR TRAFFIC | 2008 |
|
RU2450339C2 |
SINGLE-CRYSTAL MICROPROCESSOR | 0 |
|
SU734695A1 |
Authors
Dates
2019-03-19—Published
2015-09-10—Filed