DEVICE TO FORM TRANSFER IN SUMMATOR Russian patent published in 2014 - IPC G06F7/503 

Abstract RU 2525111 C1

FIELD: electricity.

SUBSTANCE: device comprises logical transistors of n-type, precharge transistors of p-type, inverting elements, each of which comprises a clock transistor of p-type, a logical transistor of p-type and a clock transistor of n-type, a power supply bus, an earth bus, logical outputs, logical inputs, straight and inverse outputs.

EFFECT: reliability improvement.

1 dwg

Similar patents RU2525111C1

Title Year Author Number
MULTIDIGIT ADDER ON SHORT-CHANNEL MIS TRANSISTORS 2003
  • Lementuev V.A.
RU2239227C1
CLOCKED LOGIC ELEMENT 2010
  • Lementuev Vladimir Anufrievich
RU2427073C1
PARAPHASE LOGICAL ELEMENT 2009
  • Lementuev Vladimir Anufrievich
RU2393631C1
MULTI-INPUT LOGICAL "AND" ELEMENT ON CMOS TRANSISTORS 2006
  • Lementuev Vladimir Anufrievich
RU2319299C1
PARA-PHASE LOGICAL ELEMENT BASED ON SHORT-CHANNEL MIS TRANSISTORS 2003
  • Krotov V.A.
  • Lementuev V.A.
RU2258303C1
AND-OR GATE 2007
  • Lementuev Vladimir Anufrievich
RU2334354C1
ADDER BUILT AROUND CMDS TRANSISTORS 2001
  • Lementuev V.A.
RU2185655C1
PARAPHASAL LOGIC ELEMENT BUILT AROUND MIS TRANSISTORS 1995
  • Krotov V.A.
  • Lementuev V.A.
RU2107387C1
CLOCKED MULTI-INPUT AND-ELEMENT 2009
  • Lementuev Vladimir Anufrievich
RU2412542C1
MULTIDIGIT DEVICE OF LOGICAL COMPARISON 2007
  • Lementuev Vladimir Anufrievich
RU2328026C1

RU 2 525 111 C1

Authors

Lementuev Vladimir Anufrievich

Dates

2014-08-10Published

2013-03-21Filed