PROCESSORS, METHODS, SYSTEMS AND COMMANDS WITH PACKED DATA ELEMENTS PREDICATION Russian patent published in 2017 - IPC G06F9/06 

Abstract RU 2612597 C1

FIELD: information technologies.

SUBSTANCE: invention relates to processors, which able to process packed data. Processor includes some first mode, in which processor should not use masking over packaged data operation, and some second mode, in which processor should use masking over packaged data operation. In first mode decoding unit must decode unmasked packed data processing command, intended for certain given operation over packaged data, and in second mode must decode masked packed data processing command, intended for masked version of this given operations over packaged data. Execution unit shall, in response to decoding by decoding unit, in first mode, of unmasked command, to perform this operation over packaged data. Execution unit shall, in response to decoding by decoding unit, in second mode, masked command to perform masked version of this operation over packaged data.

EFFECT: technical result consists in improvement data storing efficiency and reliability.

23 cl, 22 dwg

Similar patents RU2612597C1

Title Year Author Number
PROCESSORS, METHODS AND SYSTEMS FOR GAINING ACCESS TO REGISTER SET EITHER AS TO NUMBER OF SMALL REGISTERS, OR AS TO INTEGRATED BIG REGISTER 2014
  • Toll Bret L.
  • Singal Ronak
  • Gaj Baford M.
  • Neik Mishali
RU2639695C2
COMMANDS, PROCESSORS, METHODS AND SYSTEMS OF MULTIPLE REGISTERS ACCESS TO MEMORY 2014
  • Khinton Glen
  • Toll Bret
  • Singal Ronak
RU2636675C2
COMMAND AND LOGIC OF PROVIDING FUNCTIONAL CAPABILITIES OF CIPHER PROTECTED HASHING CYCLE 2014
  • Gopal Vindokh
  • Fegkhali Vazhdi K.
RU2637463C2
PROCESSOR, METHOD, SYSTEM AND EQUIPMENT FOR VECTOR INDEXED MEMORY ACCESS PLUS ARITHMETIC AND / OR LOGIC OPERATIONS 2014
  • Ermolaev Igor
  • Toll Bret L.
  • Velentajn Robert
  • San Adrian Khesus K.
  • Doshi Gautam B.
  • Chakraborti Prasendzhit
  • Malladi Rama K
RU2620930C1
THREE SOURCE OPERAND FLOATING POINT ADDITION PROCESSORS, METHODS, SYSTEMS AND INSTRUCTIONS 2014
  • Espasa Rokher
  • Sole Gilem
  • Fernandes Manel
RU2656730C2
DEVICE AND METHOD OF REVERSING AND SWAPPING BITS IN MASK REGISTER 2014
  • Uld-Akhmed-Vall Elmustafa
  • Velentajn Robert
RU2636669C2
MODULE FOR COPROCESSOR CACHE 2011
  • Dzhkha Ashish
RU2586589C2
METHOD AND DEVICE FOR SHUFFLING DATA 2004
  • Mehjsi Uill'Jam Ml.
  • Dibis Ehrik
  • Russel' Patris
  • Ngujen Khoj
RU2316808C2
DELAY-INSENSITIVE BUFFER FOR COMMUNICATION WITH ACKNOWLEDGEMENT 2014
  • Dosi Khem
  • Radzhu Anand
RU2598594C2
PARTIAL WIDTH LOADING DEPENDING ON REGIME, IN PROCESSORS WITH REGISTERS WITH LARGE NUMBER OF DISCHARGES, METHODS AND SYSTEMS 2014
  • Rash Uilyam K.
  • Santiago Yazmin A.
  • Dikson Martin Gaj
RU2638641C2

RU 2 612 597 C1

Authors

Dates

2017-03-09Published

2014-06-17Filed