PACKAGED INTEGRATED SCHEME CONTAINING MULTI-CRYSTAL PACKAGE CONNECTED WITH WIRE BRIDGES Russian patent published in 2018 - IPC H01L25/65 H01L21/56 

Abstract RU 2663688 C1

FIELD: electrical engineering.

SUBSTANCE: embodiments of the present invention are directed to creating packaged integrated circuit (IC) comprising a first integrated circuit chip that is at least partially integrated in the first seal layer, and second IC chip, at least partially embedded in the second sealing layer. First crystal may comprise a first plurality of interconnect structures at the crystal level located on the first side of the first sealing layer. This packaged IC may also contain a plurality of electric route elements, at least partially embedded in the first sealing layer and configured to route electrical signals between the first side and the second side of the first sealing layer. Second side of the layer can be opposite to the first side of said layer. Second crystal may have a second group of several compound structures at the crystal level, which can be electrically connected to at least a subset of a plurality of a plurality of electric route elements by means of wire bridges. Second sealing layer is in direct contact with the first sealing layer, said first sealing layer covering the second side of said second crystal.

EFFECT: invention makes it possible to reduce the length of the connections between the crystals in a packaged multicrystal circuit while maintaining a small form factor.

17 cl, 8 dwg

Similar patents RU2663688C1

Title Year Author Number
CONFIGURATIONS OF FEMALE CONNECTORS AND METHODS OF IMPLEMENTATION THEREOF 2014
  • Athreya, Dhanya
  • Chawla, Gaurav
  • Aygun, Kemal
  • Heppner, Joshua D.
  • Nekkanty, Srikant
  • Smalley, Jeffory L.
  • Canny, Sarah M.
  • Gordon, Glen P.
  • Garcia, Michael
RU2667478C2
3D ELECTRONIC DEVICE 2011
  • Sasov Jurij Dmitrievich
  • Usachev Vadim Aleksandrovich
  • Golov Nikolaj Aleksandrovich
  • Kudrjavtseva Natal'Ja Valer'Evna
RU2488913C1
ARCHITECTURE OF CREATING FLEXIBLE BODIES 2014
  • Chea Bok Eng
  • Kong Dzhekson Chung Peng
  • Periaman Shanggar
  • Skinner Majkl
  • Chu En Khsiang
  • Mar Kkheng Tat
  • Abd Razak Ridza Effendi
  • Ooi Kooi Chi
RU2623697C2
PACKAGE TO MOUNT CHIP IN INTEGRATED CIRCUIT AND PROCESS OF ITS ASSEMBLY 1998
  • Makkvehrri Stefen Uehsli
  • Storr Uehjn Rassell
  • Uilson Dzhejms Uorren
RU2191445C2
MICROELECTROMECHANICAL SYSTEM (MEMS) ON APPLICATION SPECIFIC INTEGRATED CIRCUIT (ASIC) 2013
  • Ofner Gerald
  • Mejer Torsten
RU2602746C2
METHOD OF ASSEMBLING THREE-DIMENSIONAL ELECTRONIC MODULE 2012
  • Sasov Jurij Dmitrievich
  • Usachev Vadim Aleksandrovich
  • Golov Nikolaj Aleksandrovich
  • Kudrjavtseva Natal'Ja Valer'Evna
RU2492549C1
THREE-DIMENSIONAL ELECTRON MODULE 1997
RU2133523C1
MULTI-LAYER BODY ASSEMBLY WITH THE BUILT-IN ANTENNA 2014
  • Kamgejng Telesfor
  • Elsherbini Adel A.
  • Frenk Torri U.
RU2654302C2
METHOD OF MAKING HOUSING BASED ON CHIP DIMENSIONS 2008
  • Gromov Vladimir Ivanovich
RU2410793C2
BRIDGE INTERCONNECTION BY THROUGH-HOLES THROUGH SILICON 2009
  • Chandrasekaran Arvind
RU2461092C1

RU 2 663 688 C1

Authors

Meyer, Thorsten

Jaervinen, Pauli

Patten, Richard

Dates

2018-08-08Published

2014-09-26Filed