FIELD: physics.
SUBSTANCE: invention relates to microelectronics. In the method of making a housing based on chip dimensions, involving joining the front side of the initial silicon plate, on which a chip is formed, with another silicon or glass plate - cover, thinning the initial plate, forming metal-coated contact pads on the reverse side, having a low-resistance electrical connection with the corresponding contact pads of the microchip, forming lead fingers of the microchip on the base of the contact pads on the reverse side, division into separate housing crystals, the low-resistance electrical connection between the contact pads on the front and reverse sides of the initial silicon plate is formed using through low-resistance channels in the initial silicon plate before making microchip through local etching of grooves on the reverse side of the initial silicon plate at a depth several times greater than the thickness of active structures of the future microchip, thermal oxidation of the reverse side of the initial plate and walls of the etched grooves before creating the required thickness of the insulating silicon dioxide, filling the grooves with heavily doped polycrystalline silicon, after which a support silicon plate is attached to the planarised reverse side of the initial silicon plate, the front side of the initial silicon plate is then ground off until polysilicon regions of local through grooves appear and the microchip is formed on that surface, a silicon or glass plate - cover is then attached thereto on the entire area of the front surface, the support plate is removed and lead fingers of the microchip are formed on the opened reverse side of the initial silicon plate at points where local regions of polysilicon come out.
EFFECT: invention provides high yield, low material consumption and cost of the housing process, high reliability and good technical characteristics.
5 cl, 11 dwg
Title | Year | Author | Number |
---|---|---|---|
INTERPOSER AND METHOD OF MAKING SAME | 2014 |
|
RU2584575C1 |
PROCESS OF MANUFACTURE OF SEMICONDUCTOR DEVICES | 1989 |
|
SU1702825A1 |
METHOD FOR THREE-DIMENSIONAL MULTI-CHIP PACKAGING OF INTEGRATED MEMORY MICROCIRCUITS | 2019 |
|
RU2705229C1 |
METHOD FOR MANUFACTURING A MICROMODULE | 2021 |
|
RU2773807C1 |
INTEGRATED CIRCUIT MANUFACTURING PROCESS | 1994 |
|
RU2109371C1 |
METHOD OF MAKING SEMICONDUCTOR DEVICES | 2012 |
|
RU2511054C2 |
SEMICONDUCTOR STRUCTURE MANUFACTURING PROCESS | 1993 |
|
RU2102817C1 |
0 |
|
SU1783595A1 | |
METHOD OF MAKING ELECTRONIC NODE | 2014 |
|
RU2581155C1 |
PRODUCTION OF SEMICONDUCTOR MICROWAVE DEVICES | 2013 |
|
RU2546856C2 |
Authors
Dates
2011-01-27—Published
2008-10-06—Filed