FIELD: electricity.
SUBSTANCE: first device comprises word lines, connected to the memory cell array; second word lines connected to the spare area; The first line of a decoder configured to perform a selection of the first word lines on the basis of the row address; determination circuitry operable to determine whether or not a spare area replacing operation based on alternate-address included in the address line; and second lines of the decoder configured to perform a selection of the second word lines. Address lines include a first row address and a second row address input means in order of time-sharing. The first address line includes a full back-up address.
EFFECT: increase in speed of the memory device.
13 cl, 7 dwg
Title | Year | Author | Number |
---|---|---|---|
MAGNETIC MEMORY AND METHOD OF MANAGEMENT OF IT | 2014 |
|
RU2628221C1 |
SEMICONDUCTOR STORAGE DEVICE | 2015 |
|
RU2682387C1 |
METHOD FOR WRITING IN MRAM-BASED MEMORY DEVICE WITH REDUCED POWER CONSUMPTION | 2011 |
|
RU2546572C2 |
MEMORY DEVICE AND METHOD OF ITS CONTROL | 2016 |
|
RU2669872C1 |
SEMICONDUCTOR MEMORY DEVICE | 2014 |
|
RU2642960C2 |
MEMORY DEVICE AND MEMORY SYSTEM | 2015 |
|
RU2682843C1 |
SPIN-TORQUE TRANSFER MAGNETORESISTIVE MRAM MEMORY ARRAY INTEGRATED INTO VLSIC CMOS/SOI WITH n+ AND p+ POLYSILICON GATES | 2012 |
|
RU2515461C2 |
PROGRAMME-CONTROLLED LOGIC CIRCUIT USING SPIN-TORQUE TRANSFER MAGNETORESISTIVE DEVICES | 2008 |
|
RU2420865C1 |
RECORDING OPERATION FOR MAGNETORESISTIVE RANDOM ACCESS MEMORY WITH SPIN TRANSFER TORQUE WITH REDUCED SIZE OF BIT CELL | 2009 |
|
RU2471260C2 |
MAGNETORESISTIVE RANDOM ACCESS MEMORY DEVICE WITH SHARED SOURCE LINE | 2008 |
|
RU2455711C2 |
Authors
Dates
2017-05-03—Published
2014-03-11—Filed