FIELD: information technology.
SUBSTANCE: invention relates to memory devices. Memory device includes an array of memory cells, a jumper circuit, a control circuit, wherein when the first address in the first direction in the first array is supplied, the jumper circuit transfers the first data corresponding to the first address to the control circuit, and when a second address in the second direction is provided in the first array after the first data is transferred to the control circuit, the control circuit accesses one of the first and second arrays based on the comparison result for the second address and the first data.
EFFECT: technical result is widening the range of tools for the same purpose.
20 cl, 16 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| SEMICONDUCTOR STORAGE DEVICE | 2015 |
|
RU2682387C1 |
| SEMICONDUCTOR MEMORY DEVICE | 2014 |
|
RU2634217C2 |
| MAGNETIC MEMORY AND METHOD OF MANAGEMENT OF IT | 2014 |
|
RU2628221C1 |
| SEMICONDUCTOR MEMORY | 2014 |
|
RU2643629C2 |
| SEMICONDUCTOR MEMORY DEVICE | 2014 |
|
RU2641478C2 |
| SEMICONDUCTOR STORAGE DEVICE | 2015 |
|
RU2681344C1 |
| MEMORY DEVICE AND MEMORY SYSTEM | 2015 |
|
RU2682843C1 |
| NON-VOLATILE RANDOM ACCESS MEMORY | 2014 |
|
RU2622869C2 |
| OPERATION UNIT FOR ASSOCIATIVE MATRIX TRANSPUTER | 1984 |
|
RU2087031C1 |
| ARCHITECTURE OF BIULT-IN SELF TEST OF STORING DEVICE HAVING DISTRIBUTED COMMAND INTERPRETATION AND GENERIC COMMAND PROTOCOL | 2004 |
|
RU2336581C2 |
