DEVICE AND METHOD FOR SETTING CLOCK FREQUENCY/VOLTAGE OF CACHE MEMORY BASED ON INFORMATION OF MEMORY REQUEST Russian patent published in 2020 - IPC G06F1/3225 G06F12/802 

Abstract RU 2717969 C1

FIELD: computer equipment.

SUBSTANCE: invention relates to the computer equipment. Method for setting clock frequency/cache memory voltage, in which a memory request is received from a first component from a plurality of components, wherein plurality of components share a cache memory, and wherein plurality of components correspond to a plurality of clock signals; in response to receiving a memory request, identifying information in association with the memory request, using equipment that is in electrical communication with the cache memory, wherein the information in connection with the memory request comprises a memory request type, a data status which is a memory request object and a cache memory action caused by the memory request; based on said information, a clock frequency selection signal and a divider ratio signal are generated as a function of the memory request type, the data status and the cache memory action caused by the memory request; and setting the clock frequency of at least part of the cache memory by selecting one of the plurality of clock signals based on the clock frequency selection signal and dividing one of the plurality of clock signals based on the divider ratio signal.

EFFECT: technical result consists in improvement of energy saving.

15 cl, 10 dwg

Similar patents RU2717969C1

Title Year Author Number
INSTRUCTION AND LOGIC FOR MEMORY ACCESS IN A CLUSTERED WIDE-EXECUTION MACHINE 2013
  • Leshenko Anton U.
  • Efimov Andrej
  • Shishlov Sergej I.
  • Ier Dzhajesh
  • Babayan Boris A.
RU2662394C2
MEMORY CONTROL 2014
  • Roer Ml. Robert Dzh.
RU2643499C2
MEMORY ACCESS TIME MANAGEMENT 2014
  • Roer Ml. Robert Dzh.
  • Fanning Blez
  • Ooj Eng Khun
RU2618938C2
REQUIREMENT-MULTITHREADED MULTIMEDIA PROCESSOR 2008
  • Du Jun'
  • Juj Chun'
  • Tszjao Gofan
RU2425412C2
MEMORY MANAGEMENT FOR HIGH-SPEED MEDIUM ACCESS CONTROL 2007
  • Dravida Subrakhmanjam
  • Narajan Sriram
RU2491737C2
MEMORY CONTROL FOR HIGH-SPEED CONTROL OF ACCESS TO ENVIRONMENT 2007
  • Dravida Subrakhmanjam
  • Narajan Sriram
RU2419226C2
SYSTEM AND METHOD FOR LOW-POWER LOGIC FOR NUMBER BUS IN MEMORY 2007
  • Mokhammad Bejker
  • Basset Pol
RU2424586C2
IN-MEMORY CACHING OF SHARED CUSTOMISABLE MULTI-TENANT DATA 2008
  • L'Juis Ehlliot
  • Grjuehl Dzhej
  • Smertin Andrej
  • Vidzhajaragkhavan Makhesh
  • Ott Majkl Dzhejms
RU2458399C2
MEMORY SEGMENT REMAPPING TO ADDRESS FRAGMENTATION 2013
  • Shtrauss Karin
  • Smit Berton Dzh.
  • Makkinli Ketrin S.
RU2666241C2
PROVIDING SNOOP FILTERING ASSOCIATED WITH DATA BUFFER 2013
  • Nejll Zhoze S.
  • Katter Deniel F.
  • Allen Dzhejms D.
  • Limaje Deepak
  • Kasavne Shadi T.
RU2608000C2

RU 2 717 969 C1

Authors

Orakwue, Chukwuchebem

Dates

2020-03-27Published

2017-07-13Filed