METHOD OF MANUFACTURE OF HIGH-VOLTAGE INTEGRATED CIRCUITS WITH DIELECTRIC INSULATION Russian patent published in 1994 - IPC

Abstract SU 1739805 A1

FIELD: microelectronics. SUBSTANCE: to increase the output of suitable separating grooves due to the increase of depth, the following sequence of production operations is used: masking by silicon nitride on the surface of a single-crystal water of n-regions corresponding to the arrangement of power high-voltage transistors, application of protective coating, photolithography over the protective coating, etching of separating grooves, removal of the protective coating, forming of a high-alloy layer of electron conduction, forming of dielectric film based on silicon oxide, forming of regions of single-crystal silicon on the water surface corresponding to the arrangement of power high-voltage transistors, removal of silicon nitride sections by selective etching, epitaxial building-up of a silicon substrate with single-crystal and polycrystal sections, removal of single-crystal silicon water before coating the bottom of separating grooves, forming in the obtained structure of power high-voltage transistors in regions with side dielectric insulation, and low-voltage transistors in regions with complete dielectric insulation. EFFECT: facilitated procedure. 5 dwg, 1 tbl

Similar patents SU1739805A1

Title Year Author Number
PROCESS OF MANUFACTURE OF MICROCIRCUITS WITH DIELECTRIC INSULATION OF ELEMENTS 1990
  • Brjukhno N.A.
  • Sher T.B.
SU1686982A1
METHOD OF MANUFACTURING SILICON TRANSISTOR STRUCTURES WITH DIELECTRIC INSULATION 1983
  • Dantsev O.N.
  • Komarov Ju.A.
  • Sher T.B.
SU1108966A1
DIELECTRIC-ISOLATED INTEGRATED CIRCUIT MANUFACTURING PROCESS 1991
  • Brjukhno N.A.
  • Garbuz B.A.
  • Gromov V.I.
  • Kim Ju.V.
  • Kovalev G.M.
  • Smirnov V.A.
RU2024108C1
METHOD OF MANUFACTURING INSULATION FOR ELEMENT OF INTEGRATED CIRCUITS 1982
  • Manzha N.M.
  • Jachmenev V.V.
  • Kokin V.N.
  • Sulimin A.D.
  • Shurchkov I.O.
SU1111634A1
SEMICONDUCTOR STRUCTURE MANUFACTURING PROCESS 1993
  • Matovnikov V.A.
  • Zhilin L.M.
  • Bur'Ba V.V.
  • Shein Ju.F.
RU2102817C1
METHOD OF PRODUCING ISOLATION OF INTEGRATED CIRCUITS 1986
  • Danieljan V.S.
  • Evdokimov V.L.
  • Zajdlin G.M.
  • Manzha N.M.
  • Fishel' I.Sh.
SU1340500A1
METHOD OF MANUFACTURING SILICON TRANSISTOR STRUCTURES WITH DIELECTRIC INSULATION 1981
  • Brjukhno N.A.
  • Gromov V.I.
  • Dantsev O.N.
  • Komarov Ju.A.
  • Khochinov Ju.E.
SU1116919A1
METHOD FOR PRODUCING BIPOLAR-TRANSISTOR INTEGRATED CIRCUITS 1988
  • Lukasevich M.I.
  • Manzha N.M.
  • Shevchenko A.P.
  • Solov'Eva G.P.
SU1538830A1
PROCESS OF MANUFACTURE OF TRANSISTOR STRUCTURES WITH DIELECTRIC INSULATION 1989
  • Brjukhno N.A.
  • Lazina N.A.
  • Sher T.B.
SU1702826A1
PROCESS OF MANUFACTURE OF SEMICONDUCTOR DEVICES 1989
  • Kolychev A.I.
  • Glushchenko V.N.
  • Zenin V.V.
SU1702825A1

SU 1 739 805 A1

Authors

Brjukhno N.A.

Gromov V.I.

Sher T.B.

Dates

1994-04-30Published

1990-03-12Filed