MANUFACTURING TECHNIQUE FOR FIELD-EFFECT SEMICONDUCTOR STRUCTURES WITH CONTROL P-N JUNCTION AND VERTICAL CHANNELS Russian patent published in 1994 - IPC

Abstract SU 1797413 A1

FIELD: microelectronics. SUBSTANCE: multilayer dielectric mask is formed on silicon substrate with epitaxial n-type layer, gate areas are etched with use of plasma-chemical method until slit is formed, then inner surface of slit is oxidized and oxide formed in the process is removed from slit bottom. Upon doping gate areas with p-type admixture oxide formed again is removed from slit bottom; epitaxial deposition of p-type silicon is carried out until slit is filled up. EFFECT: increased output of serviceable structures due to elimination of diffusion of p-type doping admixture from gate area and additional etching of gate area. 8 dwg

Similar patents SU1797413A1

Title Year Author Number
PROCESS OF MANUFACTURE OF BICOS/BIMOS DEVICE 1998
  • Krasnikov G.Ja.
  • Lukasevich M.I.
  • Morozov V.F.
  • Savenkov V.N.
RU2141148C1
METHOD FOR ION ALLOYING OF p-n BARRIER AREAS OF SEMICONDUCTOR INSTRUMENTS AND INTEGRATED CIRCUITS WITH BORON 2009
  • Boldin Vjacheslav Nikolaevich
  • Bezrukov Aleksandr Vladimirovich
  • Barabanshchikov Vladimir Alekseevich
RU2399115C1
METHOD FOR MANUFACTURING OF SEMICONDUCTOR DEVICE 2010
  • Bubukin Boris Mikhajlovich
  • Kastrjulev Aleksandr Nikolaevich
  • Rjazantsev Boris Georgievich
RU2431905C1
METHOD FOR MANUFACTURING SELF-SCALED BIPOLAR CMOS STRUCTURE 2003
  • Dolgov A.N.
  • Kravchenko D.G.
  • Eremenko A.N.
  • Klychnikov M.I.
  • Lukasevich M.I.
  • Manzha N.M.
  • Romanov I.M.
RU2234165C1
CONSTRUCTION AND METHOD OF MANUFACTURING INTEGRATED CIRCUITS WITH COMBINED INSULATION 1980
  • Manzha N.M.
  • Odinokov A.I.
  • Kokin V.N.
  • Nazar'Jan A.R.
  • Chistjakov Ju.D.
SU824824A1
METHOD FOR PRODUCING CONGRUENT BIPOLAR CMOS DEVICE 2005
  • Gribova Marina Nikolaevna
  • Manzha Nikolaj Mikhajlovich
  • Rygalin Boris Nikolaevich
  • Saurov Aleksandr Nikolaevich
RU2295800C1
FIELD-EFFECT P-N TRANSISTOR AND ITS MANUFACTURING PROCESS 1992
  • Ehdlin Solomon Davidovich
RU2102818C1
PROCESS OF MANUFACTURE OF MIS TRANSISTORS OF INTEGRATED MICROCIRCUITS 0
  • Glushshenko V.N.
  • Krasnozhon A.I.
  • Smirnov L.K.
SU1322929A1
METHOD FOR MANUFACTURING OF MOS INTEGRAL CIRCUITS 1995
  • Babaev Boris Aleksandrovich
  • Gureev Sergej Aleksandrovich
  • Derendjaev Vasilij Vasil'Evich
  • Zelentsov Aleksandr Vladimirovich
  • Sel'Kov Evgenij Stepanovich
  • Shchetinin Jurij Ivanovich
RU2105382C1
METHOD OF MANUFACTURING SEMICONDUCTING DEVICES WITH NEAR-WALL <P-N>-TRANSITIONS 1981
  • Manzha N.M.
  • Kokin V.N.
  • Chistjakov Ju.D.
  • Patjukov S.I.
SU1072666A1

SU 1 797 413 A1

Authors

Kononov V.K.

Dates

1994-01-15Published

1991-01-14Filed