FIELD: electricity.
SUBSTANCE: in the method for manufacturing of a semiconductor device including formation of a semiconductor substrate of the first type of conductivity, a gate electrode formed above a subgate dielectric and separated with interlayer and side insulation from a metal source electrode (emitter), a channel area of the second conductivity type and a source area of the first conductivity type, formed by serial ion alloying of admixtures into windows of the specified shape in the gate electrode, and the metal source electrode, a subgate dielectric is developed, as well as a gate electrode and interlayer insulation above the gate electrode in a single photplithographic process by plasma-chemical feeble anisotropic etching with ratio of vertical and horizontal components of etching speed making (3÷5)/1.
EFFECT: reduced resistance in open condition without increasing dimensions of a crystal and improved efficiency without deterioration of other characteristics.
11 cl, 4 dwg
Title | Year | Author | Number |
---|---|---|---|
SEMICONDUCTOR INSTRUMENT | 2010 |
|
RU2437183C1 |
MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE | 2013 |
|
RU2531122C1 |
TRANSISTOR WITH CURRENT LIMITATION AND METHOD OF ITS MANUFACTURING | 2008 |
|
RU2370855C1 |
METHOD FOR PRODUCING CMOS TRANSISTOR GATE REGIONS | 2003 |
|
RU2297692C2 |
SHF LDMOS-TRANSISTOR | 2007 |
|
RU2338297C1 |
MANUFACTURING METHOD OF SHF POWERFUL FIELD LDMOS TRANSISTORS | 2008 |
|
RU2364984C1 |
BIPOLAR CMOS DEVICE AND ITS MANUFACTURING PROCESS | 2003 |
|
RU2282268C2 |
METHOD FOR PRODUCING CONGRUENT BIPOLAR CMOS DEVICE | 2005 |
|
RU2295800C1 |
METHOD OF MAKING POWER INSULATED-GATE FIELD-EFFECT TRANSISTORS | 2006 |
|
RU2361318C2 |
HIGH-POWER DMOS-TRANSISTOR MANUFACTURING PROCESS | 2000 |
|
RU2189089C2 |
Authors
Dates
2011-10-20—Published
2010-07-23—Filed