METHOD FOR PRODUCING STRUCTURES WITH BURIED METAL LAYER Russian patent published in 1995 - IPC

Abstract RU 2045795 C1

FIELD: semiconductor microelectronics. SUBSTANCE: method involves irradiation of semiconductor crystal plate or dielectric plate with metal ions having energy of 0.7 to 100 MeV at dosage rate of (1015-1018) cm-2 followed by annealing with laser pulse heating at nanosecond pulse length to form fused layer inside crystal. In order to produce strip- or net-like conducting layer, irradiation by metal ions is conducted through template in the form of set of slits or in two passes followed by turning template through 90 deg. To reduce defects on adjacent layers of monocrystal semiconductor, structure is additionally heated by fast thermal annealing. In order to reduce length of structure regions and gate-to-drain distance in similar transistor, second conducting layer is produced by additional irradiation of plate with ion beam at minimum 2 MeV; distance between implantation maxima should be equal to or higher than 2 ΔRp1+2ΔRp2, and additional laser annealing should be made on side of second buried layer. EFFECT: enlarged functional capabilities. 4 cl, 4 dwg, 2 tbl

Similar patents RU2045795C1

Title Year Author Number
MULTI-CELL INFRARED HOT-CARRIER DETECTOR WITH 1/5-eV CUT-OFF 1993
  • Rjazantsev I.A.
  • Dvurechenskij A.V.
RU2065228C1
PROCESS OF FORMATION OF P TYPE STRUCTURES WITH DEEPLY COMPENSATED LAYER ON SAMPLES 1992
  • Mishchenko A.M.
  • Talipov N.Kh.
  • Shashkin V.V.
RU2023326C1
METHOD FOR MAKING SILICON-ON-INSULATOR STRUCTURE 2012
  • Tyschenko Ida Evgen'Evna
RU2498450C1
METHOD FOR ELIMINATING STRUCTURAL DAMAGE IN SILICONON-INSULATOR STRUCTURES 2000
  • Antonova I.V.
  • Popov V.P.
  • Misjuk Andrej
  • Ratajchak Jatsek
RU2166814C1
HETEROSTRUCTURE MANUFACTURING PROCESS 2003
  • Popov V.P.
RU2244984C1
METHOD OF ANNEALING DEFECTS IN IMPLANTED LAYERS OF SEMICONDUCTORS 0
  • Antonenko A.Kh.
  • Dvurechenskij A.V.
  • Smirnov L.S.
SU623439A1
METHOD FOR MANUFACTURING SILICON-ON-INSULATOR STRUCTURE 1999
  • Popov V.P.
  • Antonova I.V.
  • Stas' V.F.
  • Mironova L.V.
RU2164719C1
METHOD OF OBTAINING SILICIUM STRUCTURE ON INSULATOR 0
  • Manzhosov Yu.A.
  • Dvurechenskij A.V.
  • Romanov S.I.
SU1637599A1
METHOD FOR HETEROSTRUCTURE MANUFACTURE 2006
  • Popov Vladimir Pavlovich
  • Tyschenko Ida Evgen'Evna
RU2301476C1
PROCESS OF REJECTION OF SEMICONDUCTOR STRUCTURES ON SEMI-INSULATING BACKING BY DEGREE OF DISPLAY OF EFFECT OF INVERSE CONTROL 1990
  • Prints V.Ja.
RU2006984C1

RU 2 045 795 C1

Authors

Dvurechenskij A.V.

Aleksandrov L.N.

Balandin V.Ju.

Dates

1995-10-10Published

1992-05-08Filed