FIELD: semiconductor engineering. SUBSTANCE: damage eliminating method used in developing up-to-date materials for microelectronics including silicon-on-insulator structures involves implantation of ions followed by inert-gas annealing at high hydrostatic pressure of 0.6-1.5 GPa and temperature of 1100-1200 C for 2 to 10 h. Proposed method provides for eliminating structural damage at Si/SiO2 interface by annealing at temperatures much lower than those commonly used for the process. EFFECT: reduced annealing temperatures in production of silicon-on-insulator structures. 1 dwg
Title | Year | Author | Number |
---|---|---|---|
METHOD FOR MANUFACTURING SILICON-ON-INSULATOR STRUCTURE | 1999 |
|
RU2164719C1 |
METHOD FOR PRODUCING SILICON-ON-INSULATOR STRUCTURE | 2003 |
|
RU2265255C2 |
METHOD FOR MAKING SILICON-ON-INSULATOR STRUCTURE | 2012 |
|
RU2498450C1 |
METHOD FOR ION SYNTHESIS IN SILICON OF BURIED INSULATOR LAYER | 2001 |
|
RU2193803C2 |
METHOD FOR MANUFACTURING MIS TRANSISTOR WITH LOCAL SECTIONS OF BURIED INSULATOR | 2002 |
|
RU2235388C2 |
METHOD FOR MANUFACTURING OF SILICON-ON-INSULATOR STRUCTURE | 2008 |
|
RU2368034C1 |
METHOD OF MAKING SILICON-ON-INSULATOR STRUCTURES | 2008 |
|
RU2382437C1 |
METHOD FOR PRODUCING STRUCTURES WITH BURIED METAL LAYER | 1992 |
|
RU2045795C1 |
METHOD FOR MAKING SILICON-ON-INSULATOR STRUCTURE | 2012 |
|
RU2497231C1 |
HETEROSTRUCTURE MANUFACTURING PROCESS | 2003 |
|
RU2244984C1 |
Authors
Dates
2001-05-10—Published
2000-03-27—Filed