FIELD: electronics. SUBSTANCE: goal of invention is achieved by introduction of first and second bias elements 19 and 20 and new functional connections. This results in possibility to implement method for forced control of active p- and n-channel field-effect transistors 13-16 when transistors are effected simultaneously through source and gate terminals. In addition device has current switch 1, current source 2, load resistor 3 and 4, bipolar communication n-p-n transistors 5 and 6, gate bipolar n-p-n transistors 7 and 8, device direct and inverting inputs 9 and 10, output circuit 12, n-channel dynamic load field- effect transistors 17, 18, inverting and direct device outputs 21 and 22, positive and negative power supply voltage lines 11 and 23. EFFECT: increased speed. 3 cl, 3 dwg
Title | Year | Author | Number |
---|---|---|---|
GENERATOR OF WRITE PULSES FOR MEMORY UNIT | 1994 |
|
RU2097843C1 |
BICMOS DEVICE AND PROCESS OF ITS MANUFACTURE | 1996 |
|
RU2106719C1 |
HIGH-SPEED CARRY ADDING DEVICE | 2000 |
|
RU2198421C2 |
STANDARD VOLTAGE SOURCE | 1993 |
|
RU2076351C1 |
PROCESS OF MANUFACTURE OF BIPOLAR COS/MOS STRUCTURE | 1998 |
|
RU2141149C1 |
REFERENCE VOLTAGE SOURCE | 1998 |
|
RU2131616C1 |
LOGIC GATE | 2014 |
|
RU2546302C1 |
PUSH-PULL OPERATIONAL AMPLIFIER | 2000 |
|
RU2193273C2 |
PROCESS OF MANUFACTURE OF BIPOLAR TRANSISTOR | 1995 |
|
RU2099814C1 |
METHOD FOR MANUFACTURING INTEGRATED CIRCUITS AROUND CMOS TRANSISTORS | 2000 |
|
RU2185686C2 |
Authors
Dates
1997-11-27—Published
1994-04-06—Filed