FIELD: micro-electronics.
SUBSTANCE: structure of bipolar transistor with emitter of sub-micron dimensions contains silicon substrate of first conductivity type with concealed layer of second conductivity type, epitaxial layer of second conductivity type, positioned on the substrate, side insulation in epitaxial layer around collector area of transistor of second conductivity type above the concealed layer, first layer of dielectric in epitaxial layer with windows, electrode of emitter made of first layer of polycrystalline silicon, covered by second layer of dielectric and positioned in area of base, area of emitter of second conductivity type in silicon below emitter electrode from first layer of polycrystalline silicon, wall dielectric, insulating ends of emitter electrode from first layer of polycrystalline silicon, covered by second layer of dielectric, areas of passive base of first conductivity type, electrode from second layer of polycrystalline silicon, positioned above area of base and emitter electrode and having an opening above emitter electrode, enough for positioning a contact window to emitter electrode in special dielectric and metallic electrode in contact window, layer of special dielectric on the surface of structure, contact windows, metallic electrodes. Concealed layer is positioned in the area of additional second concealed layer with concentration of admixture of second conductivity type, slightly exceeding concentration of admixture in substrate, in windows of first dielectric on silicon below electrode of emitter of polycrystalline silicon, thin layer of silicon oxide is positioned, having partial opening below electrode of emitter for calculated value and filled with additional third layer of polycrystalline silicon, which on the ends of emitter electrode has an oxidized portion in form of silicon oxide as wall dielectric. Also disclosed is the method for manufacturing aforementioned structure.
EFFECT: increased speed of operation of transistor.
2 cl, 12 dwg
Title | Year | Author | Number |
---|---|---|---|
METHOD FOR MANUFACTURING COMPLEMENTARY VERTICAL BIPOLAR TRANSISTORS AS PARTS OF INTEGRATED CIRCUITS | 2003 |
|
RU2244985C1 |
METHOD FOR MANUFACTURING SELF-SCALED BIPOLAR CMOS STRUCTURE | 2003 |
|
RU2234165C1 |
METHOD FOR MANUFACTURING SELF-SCALED BIPOLAR TRANSISTOR | 2002 |
|
RU2234162C2 |
BIPOLAR CMOS DEVICE AND ITS MANUFACTURING PROCESS | 2003 |
|
RU2282268C2 |
NON-EPITAXIAL STRUCTURE OF BIPOLAR TRANSISTOR | 2008 |
|
RU2368036C1 |
METHOD FOR PRODUCING BIPOLAR INTEGRATED CIRCUITS WITH POLYSILOCON RESISTOR | 1990 |
|
SU1819070A1 |
PROCESS OF MANUFACTURE OF BIPOLAR TRANSISTOR | 1995 |
|
RU2099814C1 |
METHOD FOR MANUFACTURE OF BIPOLAR TRANSISTOR AS A COMPOSITION OF BIPOLAR COMPLEMENTARY STRUCTURE "METAL-OXIDE-SEMICONDUCTOR" | 2001 |
|
RU2208265C2 |
STRUCTURE OF BIPOLAR TRANSISTOR INCORPORATED IN BIPOLAR CMOS INTEGRATED CIRCUITS | 2001 |
|
RU2210838C2 |
BIPOLAR TRANSISTOR MANUFACTURING PROCESS | 1995 |
|
RU2110868C1 |
Authors
Dates
2006-07-10—Published
2003-05-22—Filed