FIELD: automation and computer engineering.
SUBSTANCE: proposed AND gate (Fig. 3) that affords ternary logic function has binary logic NAND gates 12 and NOR gates 13 series-connected between positive voltage supply bus 2 and negative voltage supply bus 3 and built to CMOS technology; their inputs are connected to input buses 4, 5 and outputs 15, 16, to first and second inputs of integrating component 14, respectively; output of the latter is connected to load 7. Point of connection of supply leads of both gates is connected to common bus 1.
EFFECT: enhanced capacity of device, provision for its unification with binary logic integrated circuits.
3 cl, 4 dwg, 8 tbl
Title | Year | Author | Number |
---|---|---|---|
LOGICAL OR DEVICE | 2004 |
|
RU2278469C1 |
"NEGATIVE" LOGIC DEVICE | 2004 |
|
RU2287895C2 |
METHOD FOR COMPLETE ADDITION-SUBTRACTION OF NUMBERS ENCODED BY SIGNALS, AND DEVICE WHICH IMPLEMENTS SAID METHOD | 1998 |
|
RU2132566C1 |
CURRENT THRESHOLD TERNARY ELEMENT | 2020 |
|
RU2729887C1 |
CMOS IC OF HIGHER RADIATION RESISTANCE | 2013 |
|
RU2545325C1 |
LOGIC ELEMENT OF TERNARY TRANSISTOR-TRANSISTOR LOGIC | 2022 |
|
RU2782474C1 |
CURRENT THRESHOLD TERNARY ELEMENT “MINIMUM” | 2020 |
|
RU2727145C1 |
METHOD AND DEVICE FOR ADDING/SUBTRACTING SIGNAL-CODED NUMBERS | 1997 |
|
RU2109325C1 |
THRESHOLD ELEMENT OF TERNARY LOGIC AND DEVICES ON ITS BASIS | 2009 |
|
RU2394366C1 |
CYCLIC INVERSION LOGIC ELEMENT OF TERNARY TRANSISTOR-TRANSISTOR LOGIC (VERSIONS) | 2024 |
|
RU2835664C1 |
Authors
Dates
2006-08-10—Published
2004-11-01—Filed