FIELD: automation and computer engineering.
SUBSTANCE: proposed "NEGATIVE" logic device (Fig. 2) has binary logic gates 9, 10 or inverters (NOT gates) series-connected between buses of positive and negative voltage supplies 2 and 3, respectively, their inputs being connected to input bus 4 and outputs, to first bus 5 and second bus 6, respectively. Point of connection of power leads of logic gates 9, 10 is connected to common bus so that three potential values of ternary input signal can be judged from voltages across two output buses 5, 6.
EFFECT: simplified design of three-value logic inverters.
3 cl, 5 dwg, 7 tbl
| Title | Year | Author | Number |
|---|---|---|---|
| AND GATE | 2004 |
|
RU2281605C2 |
| LOGICAL OR DEVICE | 2004 |
|
RU2278469C1 |
| METHOD FOR COMPLETE ADDITION-SUBTRACTION OF NUMBERS ENCODED BY SIGNALS, AND DEVICE WHICH IMPLEMENTS SAID METHOD | 1998 |
|
RU2132566C1 |
| LOGIC ELEMENT OF TERNARY TRANSISTOR-TRANSISTOR LOGIC | 2022 |
|
RU2782474C1 |
| CYCLIC INVERSION LOGIC ELEMENT OF TERNARY TRANSISTOR-TRANSISTOR LOGIC (VERSIONS) | 2024 |
|
RU2835664C1 |
| METHOD AND DEVICE FOR ADDING/SUBTRACTING SIGNAL-CODED NUMBERS | 1997 |
|
RU2109325C1 |
| BINARY-TO-MULTIPLE DIGIT CODE CONVERTER (VARIANTS) | 1997 |
|
RU2109400C1 |
| CURRENT THRESHOLD TERNARY ELEMENT | 2020 |
|
RU2729887C1 |
| TERNARY CMOS "NOT" LOGIC ELEMENT | 2011 |
|
RU2481701C2 |
| CURRENT THRESHOLD TERNARY ELEMENT “MINIMUM” | 2020 |
|
RU2727145C1 |
