METHOD OF DETECTING HIDDEN DEFECTS IN MATRIX OR LINEAR MOS MULTIPLEXERS Russian patent published in 2010 - IPC H01L21/66 

Abstract RU 2388110 C1

FIELD: physics, semiconductors.

SUBSTANCE: invention relates to testing MOS multiplexers. In method of detecting hidden defects in matrix or linear MOS multiplexers on a silicon wafer with suitable MOS multiplexers, windows are opened in the protective oxide layer to metallised areas of the sources of the MOS transistors and the substrate. An indium layer is deposited and an indium area which bridges all sources of the MOS transistors on the substrate is formed. Suitable chips are tested with detection of hidden defects.

EFFECT: invention simplifies the testing technique.

4 dwg

Similar patents RU2388110C1

Title Year Author Number
METHOD TO DETECT HIDDEN DEFECTS OF MATRIX OR LINEAR SILICON MOS MULTIPLEXOR 2010
  • Akimov Vladimir Mikhajlovich
  • Vasil'Eva Larisa Aleksandrovna
  • Esina Julija Vladimirovna
  • Klimanov Evgenij Alekseevich
  • Lisejkin Viktor Petrovich
RU2415493C1
METHOD OF HIDDEN FAULT LOCATION OF SILICON-GATE MOS MULTIPLEXERS 2010
  • Akimov Vladimir Mikhajlovich
  • Vasil'Eva Larisa Aleksandrovna
  • Demidov Stanislav Stefanovich
  • Lisejkin Viktor Petrovich
RU2433503C1
METHOD TO DETECT HIDDEN ELECTRIC DEFECTS OF MATRIX OR LINEAR SILICON MOS MULTIPLEXORS 2011
  • Akimov Vladimir Mikhajlovich
  • Vasil'Eva Larisa Aleksandrovna
  • Klimanov Evgenij Alekseevich
  • Lisejkin Viktor Petrovich
  • Mikertumjants Artem Rubenovich
RU2474918C1
METHOD OF DETECTING HIDDEN DEFECTS ON LSI READING ARRAYS 2013
  • Akimov Vladimir Mikhajlovich
  • Boltar' Konstantin Olegovich
  • Vasil'Eva Larisa Aleksandrovna
  • Demidov Stanislav Stefanovich
  • Klimanov Evgenij Alekseevich
RU2523752C1
METHOD FOR MANUFACTURING SELF-ALIGNING PLANAR TWO-GATE MOS TRANSISTOR ON SILICON-0N-INSULATOR SUBSTRATE 2003
  • Kuznetsov Evgenij Vasil'Evich
  • Rybachek Elena Nikolaevna
  • Saurov Aleksandr Nikolaevich
RU2312422C2
METHOD OF MANUFACTURING MUTUALLY ADDING METAL-OXIDE-SEMICONDUCTOR TRANSISTOR DEVICES 0
  • Zelentsov A.V.
  • Pankratov A.L.
  • Selkov E.S.
  • Trushin V.V.
SU1023969A1
METHOD TO MANUFACTURE NANOSIZED WIRE SILICON STRUCTURES 2010
  • Kuznetsov Evgenij Vasil'Evich
  • Rybachek Elena Nikolaevna
RU2435730C1
0
  • Kozin Sergej Alekseevich
  • Marinina Larisa Aleksandrovna
SU1785049A1
BIPOLAR CMOS DEVICE AND ITS MANUFACTURING PROCESS 2003
  • Manzha Nikolaj Mikhajlovich
  • Dolgov Aleksej Nikolaevich
  • Eremenko Aleksandr Nikolaevich
  • Klychnikov Mikhail Ivanovich
  • Kravchenko Dmitrij Grigor'Evich
  • Lukasevich Mikhail Ivanovich
RU2282268C2
MOS TRANSISTOR MANUFACTURING PROCESS 1991
  • Belousov I.V.
  • Derkach V.P.
  • Medvedev I.V.
  • Shvets I.V.
RU2024107C1

RU 2 388 110 C1

Authors

Akimov Vladimir Mikhajlovich

Vasil'Eva Larisa Aleksandrovna

Klimanov Evgenij Alekseevich

Lisejkin Viktor Petrovich

Dates

2010-04-27Published

2009-02-19Filed